数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 233 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 233 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 229Page - Renesas Technology Corp R8C/2G Datasheet HTML 230Page - Renesas Technology Corp R8C/2G Datasheet HTML 231Page - Renesas Technology Corp R8C/2G Datasheet HTML 232Page - Renesas Technology Corp R8C/2G Datasheet HTML 233Page - Renesas Technology Corp R8C/2G Datasheet HTML 234Page - Renesas Technology Corp R8C/2G Datasheet HTML 235Page - Renesas Technology Corp R8C/2G Datasheet HTML 236Page - Renesas Technology Corp R8C/2G Datasheet HTML 237Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 233 / 344 page
background image
R8C/2G Group
18. Serial Interface
Rev.1.00
Apr 04, 2008
Page 213 of 318
REJ09B0387-0100
18. Serial Interface
The serial interface consists of two channels (UART0 or UART2). Each UARTi (i = 0 or 2) has an exclusive timer to
generate the transfer clock and operates independently.
Figure 18.1 shows a UARTi (i = 0 or 2) Block Diagram. Figure 18.2 shows a UARTi Transmit/Receive Unit.
UARTi has two modes: clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode).
Figures 18.3 to 18.5 show the Registers Associated with UARTi.
Figure 18.1
UARTi (i = 0 or 2) Block Diagram
= 01b
f8
f1
= 10b
CLK1 to CLK0 = 00b
RXDi
f32
1/16
1/16
1/2
1/(n0+1)
UART reception
UART transmission
Clock synchronous type
(when internal clock is selected)
Clock
synchronous type
Reception control
circuit
Transmission
control circuit
CKDIR = 0
CKDIR = 1
Receive
clock
Transmit
clock
Transmit/
receive
unit
U0BRG register
CKDIR = 0
Internal
External
CKDIR = 1
UARTi
TXDi
CLK
polarity
switch
circuit
CLKi
Clock
synchronous type
Clock synchronous type
(when external clock is selected)
Clock synchronous type
(when internal clock is selected)
i = 0 or 2
CKDIR: Bit in UiMR register
CLK0 to CLK1: Bits in UiC0 register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com