HD64F2149YV datasheet(375/1075 Pages) RENESAS

部件名	HD64F2149YV

功能描述	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

375 / 1075 page

Section 12 8-Bit Timers

Rev. 3.00 Jan 18, 2006 page 347 of 1044

REJ09B0280-0300

12.1.2

Block Diagram

Figure 12.1 shows a block diagram of the 8-bit timer module (TMR0 and TMR1).

TMRX and TMRY have a similar configuration, but cannot be cascaded. TMRX also has an input

capture function. For details, see section 13, Timer Connection.

External clock

sources

Internal clock

sources

TMR0

φ/8, φ/2

φ/64, φ/32

φ/1024, φ/256

Clock 1

Clock 0

Compare-match A1

Compare-match A0

Clear 1

CMIA0

CMIB0

OVI0

CMIA1

CMIB1

OVI1

Interrupt signals

TMO0

TMRI0

TCORA0

Comparator A0

Comparator B0

TCORB0

TCSR0

TCR0

TCORA1

Comparator A1

TCNT1

Comparator B1

TCORB1

TCSR1

TCR1

TMCI0

TMCI1

TCNT0

Overflow 1

Overflow 0

Compare-match B1

Compare-match B0

TMO1

TMRI1

Clock select

Control logic

Clear 0

TMR1

φ/8, φ/2

φ/64, φ/128

φ/1024, φ/2048

TMRX

φ/2

φ/4

TMRY

φ/4

φ/256

φ/2048

Figure 12.1 Block Diagram of 8-Bit Timer Module

HD64F2149YV 数据表(PDF) 375 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 375 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载