HD64F2149YV datasheet(32/1075 Pages) RENESAS

32 / 1075 page

Section 1 Overview

Rev. 3.00 Jan 18, 2006 page 4 of 1044

REJ09B0280-0300

Item

Specifications

Serial communi-

cation interface

(SCI: 2 channels,

SCI0, SCI1)

• Asynchronous mode or synchronous mode selectable

• Multiprocessor communication function

SCI with IrDA:

1 channel (SCI2)

• Asynchronous mode or synchronous mode selectable

• Multiprocessor communication function

• Conforms to IrDA standard version 1.0

• IrDA format encoding/decoding of TxD and RxD

Keyboard buffer

controller (PS2:

3 channels)

• Conforms to PS/2 interface

• Direct manipulation of transmission output by software

• Receive data input to 8-bit shift register

• Data/receive/completed interrupt, parity error detection, stop bit

monitoring

Host interface

(HIF:XBS)

• 8-bit host interface (ISA/X-BUS) port

• Five host interrupt requests (HIRQ11, HIRQ1, HIRQ12, HIRQ3, HIRQ4)

• Normal and fast A20 gate output

• Four register sets (each comprising two data registers and a status

Host interface

(HIF:LPC)

• Single-channel LPC port

XBS three register set equivalence, plus 16 two-way register bytes

• Seven serial host interrupt requests (SMI, HIRQ1, HIRQ6, HIRQ9 to

HIRQ12)

• Normal and fast A20 gate output

• Three register sets (each comprising two data registers and a status

Keyboard

controller

• Matrix keyboard control using keyboard scan with wakeup interrupt and

sense port configuration

HD64F2149YV 数据表(PDF) 32 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 32 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载