HD64F2149YV datasheet(8/1075 Pages) RENESAS

8 / 1075 page

Rev. 3.00 Jan 18, 2006 page viii of xxviii

Item

Page

Revision (See Manual for Details)

16.4 Usage Notes

551 to

558

Description added

• Notes on WAIT Function of the I

2C Bus Interface

• Notes on ICDR Reads and ICCR Access in Slave Transmit

Mode

• Notes on TRS Bit Setting in Slave Mode

• Notes on Arbitration Lost in I

2C Bus Interface

• Notes on Interrupt Occurrence after ACKB Reception

• Notes on TRS Bit Setting and ICDR Register Access in I

Bus Interface

20.2.3 A/D Control

668

Description amended

Bits 5 to 0 (Before) Reserved: Should always be written with 1.

→ (After) Reserved: Always be read as1, and cannot be

modified.

20.4.3 Input

Sampling and A/D

Conversion Time

Figure 20.5 A/D

Conversion Timing

676

Figure 20.5 amended

(1)

(2)

Address

Write signal

24.2.2 Low-Power

Control Register

(LPWRCR)

753

Bit figure amended

DTON

R/W

LSON

R/W

NESEL

R/W

EXCLE

R/W

—

Bit

Initial value

Read/Write

24.5.1 Module Stop

Mode

Table 24.4 MSTP

Bits and

Corresponding On-

Chip Supporting

Modules

760

Module of MSTPCRL register amended

MSTO0 (Before) Host Interface (HIF: LPC), keyboard buffer

controller (PS2)

→ (After) Host Interface (HIF: LPC), wakeup

event interrupt mask register B (WUEMRB)

HD64F2149YV 数据表(PDF) 8 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 8 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载