HD64F2149YV datasheet(12/1075 Pages) RENESAS

12 / 1075 page

Rev. 3.00 Jan 18, 2006 page xii of xxviii

2.8.5

Bus-Released State...............................................................................................

2.8.6

Power-Down State ...............................................................................................

2.9

Basic Timing .....................................................................................................................

2.9.1

Overview..............................................................................................................

2.9.2

On-Chip Memory (ROM, RAM) .........................................................................

2.9.3

On-Chip Supporting Module Access Timing (Internal I/O Register 1 and 2) .....

2.9.4

On-Chip Supporting Module Access Timing (Internal I/O Register 3) ...............

2.9.5

External Address Space Access Timing ..............................................................

2.10

Usage Note........................................................................................................................

2.10.1 TAS Instruction....................................................................................................

2.10.2 STM/LDM Instruction .........................................................................................

Section 3 MCU Operating Modes .................................................................................. 79

3.1

Overview...........................................................................................................................

3.1.1

Operating Mode Selection ...................................................................................

3.1.2

3.2

Register Descriptions ........................................................................................................80

3.2.1

Mode Control Register (MDCR) .........................................................................

3.2.2

System Control Register (SYSCR) ......................................................................

3.2.3

Bus Control Register (BCR) ................................................................................

3.2.4

Serial Timer Control Register (STCR) ................................................................

3.3

Operating Mode Descriptions ...........................................................................................

3.3.1

Mode 1 .................................................................................................................

3.3.2

Mode 2 .................................................................................................................

3.3.3

Mode 3 .................................................................................................................

3.4

Pin Functions in Each Operating Mode ............................................................................

3.5

Memory Map in Each Operating Mode ............................................................................

Section 4 Exception Handling ......................................................................................... 91

4.1

Overview...........................................................................................................................

4.1.1

Exception Handling Types and Priority ...............................................................

4.1.2

Exception Handling Operation.............................................................................

4.1.3

Exception Sources and Vector Table ...................................................................

4.2

Reset..................................................................................................................................

4.2.1

Overview..............................................................................................................

4.2.2

Reset Sequence ....................................................................................................

4.2.3

Interrupts after Reset............................................................................................

4.3

Interrupts ...........................................................................................................................

4.4

Trap Instruction.................................................................................................................

4.5

Stack Status after Exception Handling..............................................................................

4.6

Notes on Use of the Stack ................................................................................................. 100

HD64F2149YV 数据表(PDF) 12 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 12 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载