HD64F2149YV datasheet(427/1075 Pages) RENESAS

部件名	HD64F2149YV

功能描述	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

427 / 1075 page

Section 13 Timer Connection

Rev. 3.00 Jan 18, 2006 page 399 of 1044

REJ09B0280-0300

Table 13.5

Examples of TCR and TCSR Settings

Bit(s)

Abbreviation

Contents

Description

TCR in TMR1

CMIEB

6CMIEA

5OVIE

Interrupts due to compare-match

and overflow are disabled

4 and 3 CCLR1, CCLR0

TCNT is cleared by the rising edge

of the external reset signal (Inverse

of the IVI signal)

2 to 0

CKS2 to CKS0

101

TCNT is incremented on the rising

edge of the external clock (IHI

signal)

TCSR in TMR1

3 to 0

OS3 to OS0

0011

Not changed by compare-match B;

output inverted by compare-match A

(toggle output): division by 512

1001

when TCORB < TCORA, 1 output

on compare-match B, and 0 output

on compare-match A: division by

256

TCR in FRT

IEDGB

0/1

0: FRC value is transferred to ICRB

on falling edge of input capture input

B (IHI divided signal waveform)

1: FRC value is transferred to ICRB

on rising edge of input capture input

B (IHI divided signal waveform)

1 and 0 CKS1, CKS0

FRC is incremented on internal

clock:

φ/8

TCSR in FRT

CCLRA

FRC clearing is disabled

HD64F2149YV 数据表(PDF) 427 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 427 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载