HD64F2149YV datasheet(620/1075 Pages) RENESAS

620 / 1075 page

Section 18A Host Interface X-Bus Interface (XBS)

Rev. 3.00 Jan 18, 2006 page 592 of 1044

REJ09B0280-0300

Bit 0—Output Buffer Full (OBF): Set to 1 when the slave processor writes to ODR1. Cleared to

0 when the host processor reads ODR.

Bit 0

OBF

Description

[Clearing condition]

When the host processor reads ODR or the slave writes 0 in the OBF bit (Initial value)

[Setting condition]

When the slave processor writes to ODR

Table 18A.3 shows the conditions for setting and clearing the STR flags.

Table 18A.3 Set/Clear Timing for STR Flags

Flag

Setting Condition

Clearing Condition

Rising edge of host’s write signal

(

IOW) when HA0 is high

Rising edge of host’s write signal (

IOW) when

HA0 is low

IBF*

Rising edge of host’s write signal

(

IOW) when writing to IDR1

Falling edge of slave’s internal read signal (

RD)

when reading IDR1

OBF

Falling edge of slave’s internal write

signal (

WR) when writing to ODR1

Rising edge of host’s read signal (

IOR) when

reading ODR1

Note:

The IBF flag setting and clearing conditions are different when the fast A20 gate is

used. For details see table 18A.7.

HD64F2149YV 数据表(PDF) 620 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 620 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载