HD64F2149YV datasheet(643/1075 Pages) RENESAS

643 / 1075 page

Section 18B Host Interface LPC Interface (LPC)

Rev. 3.00 Jan 18, 2006 page 615 of 1044

REJ09B0280-0300

HICR0 Bit 3—LPC Software Shutdown Enable (SDWNE)

HICR1 Bit 3—LPC Software Shutdown Bit (SDWNB)

These bits control host interface shutdown. For details of the LPC shutdown function, and the

scope of initialization by an LPC reset and an LPC shutdown, see section 18B.3.4, Host Interface

Shutdown Function (LPCPD).

HICR0

Bit 3

SDWNE

Description

Normal state, LPC software shutdown setting enabled

(Initial value)

[Clearing conditions]

• Writing 0

• LPC hardware reset or LPC software reset

• LPC hardware shutdown release (rising edge of LPCPD signal)

LPC hardware shutdown state setting enabled

• Hardware shutdown state when LPCPD signal is low

[Setting condition]

• Writing 1 after reading SDWNE = 0

HICR1

Bit 3

SDWNB

Description

Normal state

(Initial value)

[Clearing conditions]

• Writing 0

• LPC hardware reset or LPC software reset

• LPC hardware shutdown

(falling edge of

LPCPD signal when SDWNE = 1)

• LPC hardware shutdown release

(rising edge of

LPCPD signal when SDWNE = 0)

LPC software shutdown state

[Setting condition]

• Writing 1 after reading SDWNB = 0

HD64F2149YV 数据表(PDF) 643 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 643 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载