数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7263BEx 数据表(PDF) 126 Page - STMicroelectronics

部件名 ST7263BEx
功能描述  Low speed USB 8-bit MCU family with up to 32 KB Flash/ROM, DFU capability, 8-bit ADC, WDG, timer, SCI and I²C
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7263BEx 数据表(HTML) 126 Page - STMicroelectronics

Back Button ST7263BEx Datasheet HTML 122Page - STMicroelectronics ST7263BEx Datasheet HTML 123Page - STMicroelectronics ST7263BEx Datasheet HTML 124Page - STMicroelectronics ST7263BEx Datasheet HTML 125Page - STMicroelectronics ST7263BEx Datasheet HTML 126Page - STMicroelectronics ST7263BEx Datasheet HTML 127Page - STMicroelectronics ST7263BEx Datasheet HTML 128Page - STMicroelectronics ST7263BEx Datasheet HTML 129Page - STMicroelectronics ST7263BEx Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 186 page
background image
On-chip peripherals
ST7263Bxx
126/186
Doc ID 7516 Rev 8
Figure 50.
ADC block diagram
Digital A/D conversion result
The conversion is monotonic, meaning that the result never decreases if the analog input
does not and never increases if the analog input does not.
If the input voltage (VAIN) is greater than or equal to VDDA (high-level voltage reference) then
the conversion result in the DR register is FFh (full scale) without overflow indication.
If input voltage (VAIN) is lower than or equal to VSSA (low-level voltage reference) then the
conversion result in the DR register is 00h.
The A/D converter is linear and the digital result of the conversion is stored in the ADCDR
register. The accuracy of the conversion is described in the parametric section.
RAIN is the maximum recommended impedance for an analog input signal. If the impedance
is too high, this will result in a loss of accuracy due to leakage and sampling not being
completed in the allotted time.
A/D conversion phases
The A/D conversion is based on two conversion phases as shown in Figure 51:
Sample capacitor loading [duration: tLOAD]
During this phase, the VAIN input voltage to be measured is loaded into the CADC
sample capacitor.
A/D conversion [duration: tCONV]
During this phase, the A/D conversion is computed (8 successive approximations
cycles) and the CADC sample capacitor is disconnected from the analog input pin to get
the optimum analog to digital conversion accuracy.
While the ADC is on, these two phases are continuously repeated.
At the end of each conversion, the sample capacitor is kept loaded with the previous
measurement load. The advantage of this behavior is that it minimizes the current
consumption on the analog pin in case of single input channel measurement.
CH2
CH1
CH3
COCO
0
ADON
0
CH0
ADCCSR
AIN0
AIN1
ANALOG TO DIGITAL
CONVERTER
AINx
ANALOG
MUX
RADC
CADC
D2
D1
D3
D7
D6
D5
D4
D0
ADCDR
4
DIV 4
fADC
fCPU
HOLD CONTROL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com