数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC68HC705P9CS 数据表(PDF) 112 Page - Freescale Semiconductor, Inc

部件名 MC68HC705P9CS
功能描述  Microcontrollers
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MC68HC705P9CS 数据表(HTML) 112 Page - Freescale Semiconductor, Inc

Back Button MC68HC705P9CS Datasheet HTML 108Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 109Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 110Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 111Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 112Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 113Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 114Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 115Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 116Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 160 page
background image
Timer
Technical Data
MC68HC705P9 — Rev. 4.0
112
Timer
MOTOROLA
9.7.3 Timer Registers
The read-only timer registers (TRH and TRL) contain the current high
and low bytes of the 16-bit counter. Reading TRH before reading TRL
causes TRL to be latched until TRL is read. Reading TRL after reading
the timer status register clears the timer overflow flag (TOF). Writing to
the timer registers has no effect.
Reading TRH returns the current value of the high byte of the counter
and causes the low byte to be latched into a buffer. The buffer value
remains fixed even if the high byte is read more than once. Reading TRL
reads the transparent low byte buffer and completes the read sequence
of the timer registers.
Figure 9-13. Timer Register Reads
NOTE:
To prevent interrupts from occurring between readings of TRH and TRL,
set the interrupt mask (I bit) in the condition code register before reading
TRH, and clear the mask after reading TRL.
$0018
Bit 7
6
54321
Bit 0
Read:
Bit 15
14
13
12
11
10
9
Bit 8
Write:
Reset:
Reset initializes TRH to $FF
$0019
Bit 7
6
54321
Bit 0
Read:
Bit 7
6
54321
Bit 0
Write:
Reset:
Reset initializes TRL to $FC
= Unimplemented
Figure 9-12. Timer Registers (TRH and TRL)
TRH ($0018)
TRL ($0019)
BUFFER
INTERNAL
DATA BUS
READ TRH
LATCH
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com