数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

910GL 数据表(PDF) 196 Page - Intel Corporation

部件名 910GL
功能描述  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

910GL 数据表(HTML) 196 Page - Intel Corporation

Back Button 910GL Datasheet HTML 192Page - Intel Corporation 910GL Datasheet HTML 193Page - Intel Corporation 910GL Datasheet HTML 194Page - Intel Corporation 910GL Datasheet HTML 195Page - Intel Corporation 910GL Datasheet HTML 196Page - Intel Corporation 910GL Datasheet HTML 197Page - Intel Corporation 910GL Datasheet HTML 198Page - Intel Corporation 910GL Datasheet HTML 199Page - Intel Corporation 910GL Datasheet HTML 200Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 426 page
background image
Device 2 Function 1 (D2:F1) Configuration Registers
(Intel® 82915G/82915GV/82915GL/ 82910GL Only)
R
196
Datasheet
10.1.4
PCISTS2—PCI Status (D2:F1)
PCI Device:
2
Address Offset:
06h
Default Value:
0090h
Access:
RO
Size:
16 bits
PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant master abort and
PCI compliant target abort. PCISTS also indicates the DEVSEL# timing that has been set by the
IGD.
Bit
Access &
Default
Description
15
RO
0b
Detected Parity Error (DPE): Since the IGD does not detect parity; this bit is
always hardwired to 0.
14
RO
0b
Signaled System Error (SSE): The IGD never asserts SERR#; therefore, this
bit is hardwired to 0.
13
RO
0b
Received Master Abort Status (RMAS): The IGD never gets a Master Abort,
therefore this bit is hardwired to 0.
12
RO
0b
Received Target Abort Status (RTAS): The IGD never gets a Target Abort,
therefore this bit is hardwired to 0.
11
RO
0b
Signaled Target Abort Status (STAS): Hardwired to 0. The IGD does not use
target abort semantics.
10:9
RO
00b
DEVSEL Timing (DEVT): These bits are hardwired to 00.
8
RO
0b
Master Data Parity Error Detected (DPD): Since Parity Error Response is
hardwired to disabled (and the IGD does not do any parity detection), this bit is
hardwired to 0.
7
RO
1b
Fast Back-to-Back (FB2B): Hardwired to 1. The IGD accepts fast back-to-back
when the transactions are not to the same agent.
6
RO
0b
User Defined Format (UDF). Hardwired to 0.
5
RO
0b
66 MHz PCI Capable (66C). Hardwired to 0.
4
RO
1b
Capability List (CLIST): This bit is set to 1 to indicate that the register at 34h
provides an offset into the function’s PCI Configuration Space containing a
pointer to the location of the first item in the list.
3
RO
0b
Interrupt Status: Hardwired to 0.
2:0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com