OTB25LPLL datasheet(73/174 Pages) ACTEL

73 / 174 page

ProASICPLUS Flash Family FPGAs

v5.2

1-69

Synchronous FIFO Read, Access Timed Output Strobe (Synchronous Transparent)

Note: The plot shows the normal operation status.

Figure 1-45 • Synchronous FIFO Read, Access Timed Output Strobe (Synchronous Transparent)

Table 1-63 • TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/industrial

TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883

Symbol txxx

Description

Min.

Max.

Units

Notes

CCYC

Cycle time

7.5

CMH

Clock high phase

3.0

CML

Clock low phase

3.0

ECBA

New EMPTY access from RCLKS

↓

3.01

FCBA

FULL

↓ access from RCLKS ↓

3.01

ECBH,

FCBH,

THCBH

Old EMPTY, FULL, EQTH, & GETH valid hold

time from RCLKS

↓

1.0

Empty/full/thresh are invalid from the end

of hold until the new access is complete

OCA

New DO access from RCLKS

↑

7.5

OCH

Old DO valid from RCLKS

↑

3.0

RDCH

RDB hold from RCLKS

↑

0.5

RDCS

RDB setup to RCLKS

↑

1.0

RPCA

New RPE access from RCLKS

↑

9.5

RPCH

Old RPE valid from RCLKS

↑

3.0

HCBA

EQTH or GETH access from RCLKS

↓

4.5

Notes:

1. At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMH), 3.0 ns.

2. All –F speed grade devices are 20% slower than the standard numbers.

RCLK

RPE

RDATA

EMPTY

EQTH, GETH

FULL

RDB

tRDCH

tOCH

tRPCH

tRDCS

OldDataOut

New Valid Data Out (Empty Inhibits Read)

Cycle Start

tECBH, tFCBH

tECBA, tFCBA

tOCA

tRPCA

tCMH

tCML

tCCYC

tTHCBH

tHCBA

OTB25LPLL 数据表(PDF) 73 Page - Actel Corporation

OTB25LPLL 数据表(HTML) 73 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载