 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
OTB25LPLL 数据表(PDF) 60 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
OTB25LPLL 数据表(HTML) 60 Page - Actel Corporation |
|
|
60 / 174 page  ProASICPLUS Flash Family FPGAs 1- 56 v5.2 Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined) Note: The plot shows the normal operation status. Figure 1-32 • Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined) Table 1-51 • TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/industrial TJ = 0°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883 Symbol txxx Description Min. Max. Units Notes CCYC Cycle time 7.5 ns CMH Clock high phase 3.0 ns CML Clock low phase 3.0 ns OCA New DO access from RCLKS ↑ 2.0 ns OCH Old DO valid from RCLKS ↑ 0.75 ns RACH RADDR hold from RCLKS ↑ 0.5 ns RACS RADDR setup to RCLKS ↑ 1.0 ns RDCH RDB hold from RCLKS ↑ 0.5 ns RDCS RDB setup to RCLKS ↑ 1.0 ns RPCA New RPE access from RCLKS ↑ 4.0 ns RPCH Old RPE valid from RCLKS ↑ 1.0 ns Note: All –F speed grade devices are 20% slower than the standard numbers. RCLKS RPE DO New Valid Data Out Cycle Start New RPE Out RADDR New Valid Address RDB, RBLKB tRACS tOCA tRPCH tOCH tRPCA tCML tCMH tCCYC tRACH tRDCH tRDCS Old Data Out Old RPE Out |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
