| 数据搜索系统,热门电子元器件搜索 |
|
OTB25LPLL 数据表(PDF) 75 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
OTB25LPLL 数据表(HTML) 75 Page - Actel Corporation |
|
75 / 174 page ![]() ProASICPLUS Flash Family FPGAs v5.2 1-71 Synchronous FIFO Write Note: The plot shows the normal operation status. Figure 1-47 • Synchronous FIFO Write Table 1-65 • TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/industrial TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883 Symbol txxx Description Min. Max. Units Notes CCYC Cycle time 7.5 ns CMH Clock high phase 3.0 ns CML Clock low phase 3.0 ns DCH DI hold from WCLKS ↑ 0.5 ns DCS DI setup to WCLKS ↑ 1.0 ns FCBA New FULL access from WCLKS ↓ 3.01 ns ECBA EMPTY ↓ access from WCLKS ↓ 3.01 ns ECBH, FCBH, HCBH Old EMPTY, FULL, EQTH, & GETH valid hold time from WCLKS ↓ 1.0 ns Empty/full/thresh are invalid from the end of hold until the new access is complete HCBA EQTH or GETH access from WCLKS ↓ 4.5 ns WPCA New WPE access from WCLKS ↑ 3.0 ns WPE is invalid, while PARGEN is active WPCH Old WPE valid from WCLKS ↑ 0.5 ns WRCH, WBCH WRB & WBLKB hold from WCLKS ↑ 0.5 ns WRCS, WBCS WRB & WBLKB setup to WCLKS ↑ 1.0 ns Notes: 1. At fast cycles, ECBA and FCBA = MAX (7.5 ns – CMH), 3.0 ns. 2. All –F speed grade devices are 20% slower than the standard numbers. WCLKS WPE DI EMPTY EQTH, GETH FULL (Full Inhibits Write) WRB, WBLKB Cycle Start tWRCH, tWBCH tECBH, tFCBH tECBA, tFCBA tHCBA tWRCS, tWBCS tDCS tWPCA tCMH tCML tCCYC tWPCH tDCH tHCBH |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |