OTB25LPLL datasheet(6/174 Pages) ACTEL

6 / 174 page

ProASICPLUS Flash Family FPGAs

1- 2

v5.2

ProASICPLUS Architecture

The

proprietary

ProASICPLUS

architecture

provides

granularity comparable to gate arrays.

The ProASICPLUS device core consists of a Sea-of-Tiles

(Figure 1-1). Each tile can be configured as a three-input

logic function (e.g., NAND gate, D-Flip-Flop, etc.) by

programming

the

appropriate

Flash

switch

interconnections (Figure 1-2 and Figure 1-3 on page 1-3).

Tiles and larger functions are connected with any of the

four levels of routing hierarchy. Flash switches are

distributed

throughout

the

device

provide

nonvolatile, reconfigurable interconnect programming.

Flash switches are programmed to connect signal lines to

the appropriate logic cell inputs and outputs. Dedicated

high-performance lines are connected as needed for fast,

low-skew global signal distribution throughout the core.

Maximum core utilization is possible for virtually any

design.

ProASICPLUS devices also contain embedded, two-port

SRAM blocks with built-in FIFO/RAM control logic.

Programming

options

include

synchronous

asynchronous operation, two-port RAM configurations,

user defined depth and width, and parity generation or

checking.

Please

see

the

"Embedded

Memory

Configurations"

section

page 1-22

for

information.

Figure 1-1 • The ProASICPLUS Device Architecture

Figure 1-2 • Flash Switch

256x9 Two-Port SRAM

or FIFO Block

Logic Tile

256x9 Two Port SRAM

or FIFO Block

RAM Block

I/Os

Sensing

Switching

Switch In

Switch Out

Word

Floating Gate

OTB25LPLL 数据表(PDF) 6 Page - Actel Corporation

OTB25LPLL 数据表(HTML) 6 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载