数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

OTB25LPLL 数据表(PDF) 15 Page - Actel Corporation

部件名 OTB25LPLL
功能描述  Ultra-Fast Local and Long-Line Network
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ACTEL [Actel Corporation]
网页  http://www.actel.com
标志 ACTEL - Actel Corporation

OTB25LPLL 数据表(HTML) 15 Page - Actel Corporation

Back Button OTB25LPLL Datasheet HTML 11Page - Actel Corporation OTB25LPLL Datasheet HTML 12Page - Actel Corporation OTB25LPLL Datasheet HTML 13Page - Actel Corporation OTB25LPLL Datasheet HTML 14Page - Actel Corporation OTB25LPLL Datasheet HTML 15Page - Actel Corporation OTB25LPLL Datasheet HTML 16Page - Actel Corporation OTB25LPLL Datasheet HTML 17Page - Actel Corporation OTB25LPLL Datasheet HTML 18Page - Actel Corporation OTB25LPLL Datasheet HTML 19Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 174 page
background image
ProASICPLUS Flash Family FPGAs
v5.2
1-11
Boundary Scan (JTAG)
ProASICPLUS devices are compatible with IEEE Standard
1149.1, which defines a set of hardware architecture and
mechanisms for cost-effective, board-level testing. The
basic ProASICPLUS boundary-scan logic circuit is composed
of the TAP (test access port), TAP controller, test data
registers, and instruction register (Figure 1-12). This
circuit supports all mandatory IEEE 1149.1 instructions
(EXTEST,
SAMPLE/PRELOAD
and
BYPASS)
and
the
optional IDCODE instruction (Table 1-6).
Each test section is accessed through the TAP, which has
five associated pins: TCK (test clock input), TDI and TDO
(test data input and output), TMS (test mode selector)
and TRST (test reset input). TMS, TDI and TRST are
equipped with pull-up resistors to ensure proper
operation when no input data is supplied to them. These
pins are dedicated for boundary-scan test usage. Actel
recommends that a nominal 20 k
Ω pull-up resistor is
added to TDO and TCK pins.
The TAP controller is a four-bit state machine (16 states)
that operates as shown in Figure 1-13 on page 1-12. The
’1’s and ‘0’s represent the values that must be present at
TMS at a rising edge of TCK for the given state transition
to occur. IR and DR indicate that the instruction register
or the data register is operating in that state.
ProASICPLUS devices have to be programmed at least
once for complete boundary-scan functionality to be
available. If boundary-scan functionality is required prior
to programming, refer to online technical support on the
Actel website and search for ProASICPLUS BSDL.
Figure 1-12 • ProASICPLUS JTAG Boundary Scan Test Logic Circuit
Device
Logic
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Bypass Register
Instruction
Register
TAP
Controller
Test Data
Registers
Table 1-6 •
Boundary-Scan Opcodes
Hex Opcode
EXTEST
00
SAMPLE/PRELOAD
01
IDCODE
0F
CLAMP
05
BYPASS
FF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com