| 数据搜索系统,热门电子元器件搜索 |
|
OTB25LPLL 数据表(PDF) 52 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
OTB25LPLL 数据表(HTML) 52 Page - Actel Corporation |
|
52 / 174 page ![]() ProASICPLUS Flash Family FPGAs 1- 48 v5.2 Global Input Buffer Delays Table 1-37 • Worst-Case Commercial Conditions VDDP = 3.0 V, VDD = 2.3 V, TJ = 70°C Macro Type Description Max. tINYH 1 Max. tINYL 2 Units Std.3 –F Std.3 –F GL33 3.3 V, CMOS Input Levels4, No Pull-up Resistor 1.0 1.2 1.1 1.3 ns GL33S 3.3 V, CMOS Input Levels4, No Pull-up Resistor, Schmitt Trigger 1.0 1.2 1.1 1.3 ns PECL PPECL Input Levels 1.0 1.2 1.1 1.3 ns Notes: 1. tINYH = Input Pad-to-Y High 2. tINYL = Input Pad-to-Y Low 3. Applies to Military ProASICPLUS devices. 4. LVTTL delays are the same as CMOS delays. 5. For LP Macros, VDDP=2.3 V for delays. 6. All –F parts are only available as commercial. Table 1-38 • Worst-Case Commercial Conditions VDDP = 2.3 V, VDD = 2.3 V, TJ = 70°C Macro Type Description Max. tINYH 1 Max. tINYL 2 Units Std.3 –F Std.3 –F GL25LP 2.5 V, CMOS Input Levels4, Low Power 1.1 1.2 1.0 1.3 ns GL25LPS 2.5 V, CMOS Input Levels4, Low Power, Schmitt Trigger 1.3 1.6 1.0 1.1 ns Notes: 1. tINYH = Input Pad-to-Y High 2. tINYL = Input Pad-to-Y Low 3. Applies to Military ProASICPLUS devices. 4. LVTTL delays are the same as CMOS delays. 5. For LP Macros, VDDP=2.3 V for delays. 6. All –F parts are only available as commercial. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |