RM0319 datasheet(94/368 Pages) STMICROELECTRONICS

94 / 368 page

Serial NOR Flash controller (SMI)

RM0319

94/368

Doc ID 022640 Rev 3

7.3

Functional description

Figure 21 shows the block diagram of SMI.

SMI consists of two main interfaces:

●

The clock prescaler (Section 7.3.1)

●

The data processing and control (Section 7.3.2)

Figure 21.

SMI block diagram

7.3.1

Clock prescaler

The SMI clock prescaler block allows to set up the memory clock SMI_CLK using the AHB

clock HCLK, as detailed in Section 7.4.

7.3.2

Data processing and control

The SMI data processing and control block represents the logic controlling the transfer of

data between SPI-compatible off-chip memory and AHB bus. Transfer rules through both

AHB-to-SMI and SMI-to-memory interfaces. The different data transfer modes between SPI-

compatible off-chip memory and AHB bus are detailed in Section 7.3.4.

SMI Clock

Prescaler

(1 to 127)

Data,

command

Bank select

Transmit Register

Receive Register/

Status Regsiter

Control and

Status Register

AHB Slave

Interface

SMI Data processing

and Control

Clock

SPI-

Compatible

Memories

Data,

Status

RM0319 数据表(PDF) 94 Page - STMicroelectronics

RM0319 数据表(HTML) 94 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载