数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0319 数据表(PDF) 27 Page - STMicroelectronics

部件名 RM0319
功能描述  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0319 数据表(HTML) 27 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 23Page - STMicroelectronics RM0319 Datasheet HTML 24Page - STMicroelectronics RM0319 Datasheet HTML 25Page - STMicroelectronics RM0319 Datasheet HTML 26Page - STMicroelectronics RM0319 Datasheet HTML 27Page - STMicroelectronics RM0319 Datasheet HTML 28Page - STMicroelectronics RM0319 Datasheet HTML 29Page - STMicroelectronics RM0319 Datasheet HTML 30Page - STMicroelectronics RM0319 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 368 page
background image
RM0319
ARM926EJ-S
Doc ID 022640 Rev 3
27/368
3.3
Functional description
Figure 2.
ARM926EJ-S block diagram
Note:
The co-processor interface and the TCM interface are not used.
3.3.1
Memory management unit (MMU)
A single set of two-level page tables stored in main memory is used to control the address
translation, permission checks, and memory region attributes for both data and instruction
accesses.
The memory management unit uses a single unified translation look aside buffer (TLB) to
cache the information held in the page tables. To support both sections and pages, there are
two levels of address translation, and the MMU puts the translated physical addresses into
the MMU TLB.
The MMU TLB consists of two parts:
The main TLB, which is a two-way, set-associative cache for page table information. It
has 32 entries per way for a total of 64 entries.
The lockdown TLB, which is an eight-entry fully-associative cache that contains locked
TLB entries. Locking TLB entries can ensure that a memory access to a given region
never incurs the penalty of a page table walk.
DRDATA
IRDATA
ETM
interface
e
RDATA
Coprocessor
interface
WDATA
INSTR
ARM9EJ-S
FCSETLB
MMU
ICACHE
IEXT
DCACHE
Cache
PA
TAGRAM
Write back
Write buffer
DEXT
Write buffer
External Coprocessor
Interface
CPUINSTR
CPUOUT CPUIN
TCM
interface
Bus
Interface
unit
DROUTE
IROUTE
DRWDATA
Data
AHB
Interface
Intruction
AHB
Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com