数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0319 数据表(PDF) 33 Page - STMicroelectronics

部件名 RM0319
功能描述  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0319 数据表(HTML) 33 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 29Page - STMicroelectronics RM0319 Datasheet HTML 30Page - STMicroelectronics RM0319 Datasheet HTML 31Page - STMicroelectronics RM0319 Datasheet HTML 32Page - STMicroelectronics RM0319 Datasheet HTML 33Page - STMicroelectronics RM0319 Datasheet HTML 34Page - STMicroelectronics RM0319 Datasheet HTML 35Page - STMicroelectronics RM0319 Datasheet HTML 36Page - STMicroelectronics RM0319 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 368 page
background image
RM0319
Multilayer interconnect matrix (BUSMATRIX)
Doc ID 022640 Rev 3
33/368
Figure 4.
ICM block diagram
A layer is referred to as one or more masters that compete with one master to win ownership
of the slave.
When there is more that one layer looking for access to the slave at the same time, this is
referred to as a clash of requests. Whenever a clash is detected, only one layer can gain
access to the slave. The layer that does not gain access to the slave needs to have its
address and control signals stored into their input stage. When address and control signals
are stored into an input stage, then the stored transfer controls the request and lock
generation circuitry. When a lower priority layer is in the middle of a burst transfer and a
higher priority layer issues a transfer, the higher priority layer is stored and then held off until
the lower priority layer completes the transfer.
Table 5 shows the master layer on each ICM input stages while Table 6 lists the ICM slaves.
Table 5.
ICM master layers (Initiators)
ICM
L0
L1
L2
L3
1
Processor
RAS_H
DMAC Master 1
2
Processor
RAS_H
DMAC Master 2
3
Processor
RAS_H
4
Processor
RAS_H
5RAS_H
DMA Master 1
6
Ethernet MAC
USB (Hosts - Device)
7
Ras_E
DMAC Master 2
Ethernet MAC
C3
8
C3
USB (Hosts - Device)
Table 6.
ICM slaves (targets)
ICM
M1
1
Sbs_LowSpeed
2
Sbs_Application
ICM
AHB
MASTER
Arbiter
priority
AHB
(Layer 0)
AHB MASTER
(Layer N)
SLAVE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com