数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0319 数据表(PDF) 28 Page - STMicroelectronics

部件名 RM0319
功能描述  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0319 数据表(HTML) 28 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 24Page - STMicroelectronics RM0319 Datasheet HTML 25Page - STMicroelectronics RM0319 Datasheet HTML 26Page - STMicroelectronics RM0319 Datasheet HTML 27Page - STMicroelectronics RM0319 Datasheet HTML 28Page - STMicroelectronics RM0319 Datasheet HTML 29Page - STMicroelectronics RM0319 Datasheet HTML 30Page - STMicroelectronics RM0319 Datasheet HTML 31Page - STMicroelectronics RM0319 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 368 page
background image
ARM926EJ-S
RM0319
28/368
Doc ID 022640 Rev 3
The MMU features are:
Standard ARM architecture v4 and v5 MMU mapping sizes, domains, and access
protection scheme
Mapping sizes are 1 MB (sections), 64 KB (large pages), 4 KB (small pages), and 1 KB
(tiny pages)
Access permissions for large pages and small pages can be specified separately for
each quarter of the page (subpage permissions).
Hardware page table walks
Invalidate entire TLB using CP15 c8
Invalidate TLB entry selected by MVA, using CP15 c8
Lockdown of TLB entries using CP15 c10
3.3.2
Caches and write buffer
The ARM926EJ-S processor includes:
a 16-KB instruction cache (ICache)
a 16-KB data cache (DCache)
a 16-KB write buffer
The caches have the following features:
Virtual index, virtual tag, addressed using the Modified Virtual Address (MVA)
Four-way set associative, with a cache line length of 32 bytes per line, and with two
dirty bits in the DCache.
DCache supports write-through and write-back (or copyback) cache operations,
Allocate on read-miss is supported. The caches perform critical-word first cache
refilling.
Pseudo-random or round-robin replacement selectable
Cache lockdown registers enable control over which cache ways are used for allocation
on a linefill, providing a mechanism for both lockdown and controlling cache pollution.
The DCache stores the physical address (PA) tag.
PLD data preload instruction does not cause data cache linefills.
Maintenance operations to provide efficient invalidation of the entire DCache or
ICache, regions of the two caches or region of virtual memory.
Provide operations for efficient cleaning and invalidation of entire DCache, regions of it
and regions of virtual memory.
The latter enables DCache coherency to be efficiently maintained when small code changes
occur, for example for self-modifying code and changes to exception vectors.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com