数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD6676EBZ 数据表(PDF) 33 Page - Analog Devices

部件名 AD6676EBZ
功能描述  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6676EBZ 数据表(HTML) 33 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 29Page - Analog Devices AD6676EBZ Datasheet HTML 30Page - Analog Devices AD6676EBZ Datasheet HTML 31Page - Analog Devices AD6676EBZ Datasheet HTML 32Page - Analog Devices AD6676EBZ Datasheet HTML 33Page - Analog Devices AD6676EBZ Datasheet HTML 34Page - Analog Devices AD6676EBZ Datasheet HTML 35Page - Analog Devices AD6676EBZ Datasheet HTML 36Page - Analog Devices AD6676EBZ Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 90 page
background image
Data Sheet
AD6676
Rev. A | Page 33 of 90
The following example highlights how this feature is used for
applications that require wide bandwidth capability but not
necessarily instantaneous bandwidth. In these applications, it
may be possible to divide the required IF bandwidth into
narrow subbands where the Σ-Δ ADC can provide higher
dynamic range. For instance, in an application that requires
120 MHz of IF bandwidth, consider dividing this bandwidth
into three contiguous blocks of 40 MHz, with each IF being
offset by 40 MHz. Figure 91 shows that the worst-case NSD is
limited to −149 dBFS/Hz when the AD6676 is configured for the
wider bandwidth of 120 MHz. Figure 92 shows how the NSD
performance is improved by 10 dB when the 120 MHz
bandwidth is subdivided into three 40 MHz bands.
–145
–160
–155
–150
200
220
240
260
280
300
320
INPUT FREQUENCY (MHz)
PROFILE = 0
(IF = 260MHz, BW = 120MHz)
–149dBFS/Hz
Figure 91. NSD Performance with Wideband Profile (FIF = 260 MHz, BW =
120 MHz, FADC = 3.2 GHz, LEXT = 27 nH)
–145
–160
–155
–150
200
220
240
260
280
300
320
INPUT FREQUENCY (MHz)
PROFILE = 1
(IF = 260MHz,
BW = 40MHz)
PROFILE = 2
(IF = 300MHz,
BW = 40MHz)
PROFILE = 0
(IF = 220MHz,
BW = 40MHz)
–159dBFS/Hz
Figure 92. NSD Performance with Narrow-Band Profiles (FIF = 220 MHz,
260 MHz, and 300 MHz, BW = 120 MHz, FADC = 3.2 GHz, LEXT = 27 nH)
In this example, the frequency and phase settings of the digital
mixer remained common among the various profiles such that
it remained centered upon 260 MHz. It is also possible to
provide a unique digital mixer setting for each profile if it is
desirable to re-center the digital IF frequency. This feature is
desirable in instances where the range of IFs cannot be supported
by the pass band response of the digital decimation filter.
ATTENUATOR
The AD6676 includes an on-chip differential 27 dB attenuator with
a resolution of 1 dB. The attenuator can be used to rescale the full-
scale input level into the ADC for system calibration or for
optimization purposes or to prevent possible overload of the Σ-Δ
ADC when used with external AGC control. Figure 93 shows a
simplified equivalent circuit of the AD6676 input stage, which
includes RESON1 and IDAC1. The attenuator provides a
nominal input resistance (RIN) of 60 Ω to the signal source to
facilitate its interface to external driver circuitry. The attenuator is
configurable via Register 0x181 to Register 0x183 and includes
options for fast external gain control via the AGC pins. Note that
the latency from when an external CMOS signal is applied to the
AGC pins to when the attenuator changes state is within 5 ns.
0.1µF
DC
AC
IDAC1
ATTENUATOR
0dB TO 27dB
Δ = 1dB
REG 0x180
TO 0x181
VIN+
L–
L+
VIN–
RIN = 60Ω
VCM = 1.0V
CARRAY
SUMMING
JUNCTION
10Ω
VDD2 = 2.5V
LEXT
LEXT
AD6676
Figure 93. Simplified Equivalent Input
Attenuation is achieved by a programmable shunt and series
resistor network that steers some designated amount of input
current away from the summing junction while keeping the
nominal input resistance near 60 Ω over the full attenuation
span. For a 0 dB setting, no shunt resistance exists; therefore,
all of the input current is fed into the summing junction. For a
6 dB setting, the attenuator is configured with a 120 Ω shunt
resistor operating in parallel with two 60 Ω series resistors such
that half of the signal input current is directed into the summing
junction while maintaining a nominal 60 Ω input resistance.
Other settings function in a similar manner with resistor values
modified to achieve the desired attenuation value while
maintaining the nominal RIN. Figure 94 shows the differential
S11 of the AD6676 input for different attenuator settings.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com