 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD6676EBZ 数据表(PDF) 70 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6676EBZ 数据表(HTML) 70 Page - Analog Devices |
|
|
70 / 90 page  AD6676 Data Sheet Rev. A | Page 70 of 90 IF Frequency MSB Register 1 Address: 0x103, Reset: 0x01, Name: FIF_1 Table 43. Bit Descriptions for F0_1 Bits Bit Name Description Reset Access [7:0] FIF_1 Upper 8-bits of 16-bit value that defines the target IF frequency to 1 MHz resolution. For example, the FIF_1 and FIF_0 settings for a 300 MHz IF frequency would be 0x01 and 0x2C, respectively. 0x01 RW BW LSB Register 0 Address: 0x104, Reset: 0x3C, Name: BW_0 Table 44. Bit Descriptions for BW_0 Bits Bit Name Description Reset Access [7:0] BW_0 Lower 8-bits of 16-bit value that defines the target BW frequency to 1 MHz resolution. For example, the BW_1 and BW_0 settings for a 60 MHz BW would be 0x00 and 0x3C, respectively. 0x3C RW BW MSB Register 1 Address: 0x105, Reset: 0x00, Name: BW_1 Table 45. Bit Descriptions for BW_1 Bits Bit Name Description Reset Access [7:0] BW_1 Upper 8-bits of 16-bit value that defines the target BW frequency to 1 MHz resolution. This register should be kept to 0x00 default setting because maximum BW should be no greater than 160 MHz. 0x00 RW External Inductance Value Register Address: 0x106, Reset: 0x14, Name: LEXT Table 46. Bit Descriptions for LEXT Bits Bit Name Description Reset Access [7:0] LEXT External inductance in nH. Enter the external inductance value for the LC tank resonator. The default value of 0x14 corresponds to 20 nH 0x14 RW Bandwidth Margin (Low End) Register Address: 0x107, Reset: 0x05, Name: MRGN_L Table 47. Bit Descriptions for MRGN_L Bits Bit Name Description Reset Access [7:0] MRGN_L An 8-bit register defining the offset frequency (to 1 MHz resolution) to which the frequency of the lower resonator is offset from its theoretical ideal value. The default setting is 5 MHz. Increasing the value lowers the actual resonator frequency. 0x05 RW Bandwidth Margin (Upper End) Register Address: 0x108, Reset: 0x05, Name: MRGN_U Table 48. Bit Descriptions for MRGN_U Bits Bit Name Description Reset Access [7:0] MRGN_U An 8-bit register defining the offset frequency (to 1 MHz resolution) to which the frequency of the upper resonator is offset from its theoretical ideal value. The default setting is 5 MHz. Increasing the value increases the actual resonator frequency. 0x05 RW |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
