数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD6676EBZ 数据表(PDF) 69 Page - Analog Devices

部件名 AD6676EBZ
功能描述  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6676EBZ 数据表(HTML) 69 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 65Page - Analog Devices AD6676EBZ Datasheet HTML 66Page - Analog Devices AD6676EBZ Datasheet HTML 67Page - Analog Devices AD6676EBZ Datasheet HTML 68Page - Analog Devices AD6676EBZ Datasheet HTML 69Page - Analog Devices AD6676EBZ Datasheet HTML 70Page - Analog Devices AD6676EBZ Datasheet HTML 71Page - Analog Devices AD6676EBZ Datasheet HTML 72Page - Analog Devices AD6676EBZ Datasheet HTML 73Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 90 page
background image
Data Sheet
AD6676
Rev. A | Page 69 of 90
Chip Grade/Revision Register
Address: 0x006, Reset: 0x00, Name: GRADE_REVISION
Table 37. Bit Descriptions for GRADE_REVISION
Bits
Bit Name
Description
Reset
Access
[7:4]
REVISION
0x0
R
[3:0]
GRADE
0x0
R
Vendor ID 0 Register
Address: 0x00C, Reset: 0x56, Name: VENDOR_ID0
Table 38. Bit Descriptions for VENDOR_ID0
Bits
Bit Name
Description
Reset
Access
[7:0]
VENDOR_ID0
0x56
R
Vendor ID 1 Register
Address: 0x00D, Reset: 0x04, Name: VENDOR_ID1
Table 39. Bit Descriptions for VENDOR_ID1
Bits
Bit Name
Description
Reset
Access
[7:0]
VENDOR_ID1
0x04
R
ADC CLK Frequency LSB Register
Address: 0x100, Reset: 0x10, Name: FADC_0
Table 40. Bit Descriptions for FADC_0
Bits
Bit Name
Description
Reset
Access
[7:0]
FADC_0
Lower 8-bits of 16-bit value that defines the ADC CLK frequency to 1 MHz resolution. For example,
the FADC_1 and FADC_0 settings for a 3200 MHz CLK frequency are 0x0C and 0x80, respectively.
0x10
RW
ADC CLK Frequency MSB Register 1
Address: 0x101, Reset: 0x0E, Name: FADC_1
Table 41. Bit Descriptions for FADC_1
Bits
Bit Name
Description
Reset
Access
[7:0]
FADC_1
Upper 8-bits of 16-bit value that defines the ADC CLK frequency to 1 MHz. For example, the FADC_1
and FADC_0 settings for a 3200 MHz CLK frequency are 0x0C and 0x80, respectively.
0x0E
RW
IF Frequency LSB Register 0
Address: 0x102, Reset: 0x2C, Name: FIF_0
Table 42. Bit Descriptions for FIF_0
Bits
Bit Name
Description
Reset
Access
[7:0]
FIF_0
Lower 8-bits of 16-bit value that defines the target IF frequency to 1 MHz resolution. For example,
the FIF_1 and FIF_0 settings for a 300 MHz IF frequency are 0x01 and 0x2C, respectively.
0x2C
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com