AD6676EBZ datasheet(6/90 Pages) AD

6 / 90 page

AD6676

Data Sheet

Rev. A | Page 6 of 90

Parameter

Temperature

Test Conditions/Comments

Min

Typ

Max

Unit

CLOCK SYNTHESIZER

Phase Detector Frequency

Full

MHz

Minimum Charge Pump Output Current

Full

0.1

Maximum Charge Pump Output Current

Full

6.4

VCO Tuning Range

Full

2.94

3.2

GHz

Σ-∆ ADC AND DIGITAL DOWNCONVERTER

Resolution

Full

Bits

Clock Frequency (F

ADC)

Full

2.0

3.2

GHz

IF Center Frequency (F

IF)

Full

450

MHz

IF Bandwidth

Maximum BW applies to

higher F

0.005

× F

ADC

0.05 ×

ADC

IF Pass Band Gain Flatness

Full

ADC, FIF, and BW dependent

1.0

Out-of-Band Peaking

Depends on F

ADC, FIF, and BW

0.5

Alias Rejection

Regions of F

ADC ± FIF

Fixed Decimation Factors

Full

12, 16, 24,

NCO Tuning Resolution

Decimate by 12 or 24

ADC/3072

Decimate by 16 or 32

ADC/4096

Out-of-Range Recovery Time

Full

Relative to ADC clock cycles

1/F

ADC

POWER SUPPLY AND CONSUMPTION

Analog Supply Voltage

VDD1, VDDL, VDDQ, VDDC

Full

1.0725

1.1

1.1275

VDD2, VDD2NV

Full

2.4375

2.5

2.5625

VSS2IN

Use on-chip regulator, tie to

VSS2OUT

−2.0

Digital Supply Voltage (VDDD)

Full

1.0725

1.1

1.1275

JESD204B Supply Voltage (VDDHSI)

Full

1.0725

1.1

1.1275

SPI Interface Supply Voltage (VDDIO)

Full

1.7

1.8

2.5625

Analog Supply Current

VDD1 + IVDDL

Full

368

397

VDDC + IVDDQ

Full

CLK synthesizer disabled

VDDC

4 + I

VDDQ

Full

CLK synthesizer enabled

106

VDD2 + IVDD2NV

Full

145

165

Digital Supply Current (I

VDDD)

Full

141

208

JESD204B Supply Current (I

VDDHSI)

Full

164

190

SPI Interface Supply Current (I

VDDIO)

Full

0.4

Power Consumption

Full

With CLK SYN Disabled

1.16

1.31

With CLK SYN Enabled

1.20

1.34

Standby5

Full

0.44

Power-Down

Full

177

OPERATING TEMPERATURE RANGE

−40

+85

°C

1 Extrapolated input power level is measured at the center of IF pass band that results in a 0 dBFS power level.

2 The overload level of the Σ-Δ ADC for a CW tone is guaranteed up to −2 dBFS back off from full scale but typically exceeds −1 dBFS. Input signals that have a higher

peak-to-average ratio (PAR) than a CW tone (PAR = 3 dB) must apply additional back off based on the difference in PAR.

3 The clock synthesizer reference divider (Register 0x2BB, Bits[7:6]) must be set to divide by 4 or by 2 to ensure that its phase detector frequency remains ≤40 MHz.

4 f

CLK = 200 MHz, FADC = 3.2 GHz.

5 The AD6676 is configured for recovery time of 11.5 µs with VSS2 generator/ digital data in standby (Register 0x150 = 0x40) and low power ADC state (Register 0x250 = 0x95).

AD6676EBZ 数据表(PDF) 6 Page - Analog Devices

AD6676EBZ 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表下载

链接网址

AD6676EBZ 数据表(PDF) 6 Page - Analog Devices

AD6676EBZ 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

数据表 下载

链接网址

数据表下载