数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD6676EBZ 数据表(PDF) 83 Page - Analog Devices

部件名 AD6676EBZ
功能描述  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6676EBZ 数据表(HTML) 83 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 79Page - Analog Devices AD6676EBZ Datasheet HTML 80Page - Analog Devices AD6676EBZ Datasheet HTML 81Page - Analog Devices AD6676EBZ Datasheet HTML 82Page - Analog Devices AD6676EBZ Datasheet HTML 83Page - Analog Devices AD6676EBZ Datasheet HTML 84Page - Analog Devices AD6676EBZ Datasheet HTML 85Page - Analog Devices AD6676EBZ Datasheet HTML 86Page - Analog Devices AD6676EBZ Datasheet HTML 87Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 90 page
background image
Data Sheet
AD6676
Rev. A | Page 83 of 90
Link/Lane Power-Down Register
Address: 0x1E2, Reset: 0x00, Name: LANE_PD
Table 106. Bit Descriptions for LANE_PD
Bits
Bit Name
Description
Reset
Access
[7:4]
ILAS_DELAY
ILAS Start Delay. Usually the ILAS starts on the first LMFC rising edge after
SYNCINB goes high. This value delays the ILAS by the given number of LMFC
periods (multiframe periods).
0x0
RW
[3:2]
RESERVED
0x0
RW
[1:0]
LANE_PD
Lane Power-down.
0x0
RW
Bit 0 powers down transmitter PHY for Lane 0.
Bit 1 powers down transmitter PHY for Lane 1.
Interface Control 0 Register
Address: 0x1E3, Reset: 0x14, Name: MIS1
Table 107. Bit Descriptions for MIS1
Bits
Bit Name
Description
Reset
Access
[7:6]
RESERVED
0x0
RW
5
TEST_SAMPLE_EN
0 = Disable transport layer test samples.
0x0
RW
1 = Enable transport layer test samples.
4
LSYNC_EN
0 = Disable lane synchronization.
0x1
RW
1 = Enable lane synchronization (default).
[3:2]
ILAS_MODE
01 = Enable ILAS (default).
0x1
RW
11 = ILAS always on; data link layer test mode.
1
FACI_DISABLE
Control of Frame Alignment Characters.
0x0
RW
0 = Enable frame alignment character insertion.
1 = Disable frame alignment character insertion.
0
RESERVED
0x0
RW
Interface Control 1 Register
Address: 0x1E4, Reset: 0x00, Name: SYNC_PIN
Table 108. Bit Descriptions for SYNC_PIN
Bits
Bit Name
Description
Reset
Access
[7:6]
RESERVED
0x0
RW
5
SYNC_PIN_INV
0 = do not invert SYNCINB pin; SYNCINB is active low.
0x0
RW
1 = invert SYNCINB pin; SYNCINB is active high.
[4:2]
RESERVED
0x0
RW
1
INV_10B
0 = do not invert octets.
0x0
RW
1 = invert all bits in 10-bit octets from framer. Setting the bit to 1 has the same effect
as swapping the differential output data pins.
0
RESERVED
0x0
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com