数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2-Auto 数据表(PDF) 122 Page - STMicroelectronics

部件名 ST7MC1K2-Auto
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2-Auto 数据表(HTML) 122 Page - STMicroelectronics

Back Button ST7MC1K2-Auto Datasheet HTML 118Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 119Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 120Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 121Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 122Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 123Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 124Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 125Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 126Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
122/371
Control/status register (CSR)
The 3 least significant bits are not used.
1IEDG2
Input edge 2
This bit determines which type of level transition on the ICAP2 pin triggers the
capture.
0: A falling edge triggers the capture
1: A rising edge triggers the capture
0
EXEDG
External clock edge
This bit determines which type of level transition on the external clock pin EXTCLK
triggers the counter register.
0: A falling edge triggers the counter register
1: A rising edge triggers the counter register
CSR
Reset value: 0000 0000 (00h)
7
654
32
10
ICF1
OCF1
TOF
ICF2
OCF2
TIMD
Reserved
RO
RO
RO
RO
RO
RO
-
Table 52.
CSR register description
Bit Name
Function
7
ICF1
Input capture flag 1
0: No input capture (reset value)
1: An input capture has occurred on the ICAP1 pin or the counter has reached the
OC2R value in PWM mode. To clear this bit, first read the SR register, then read or
write the low byte of the IC1R (IC1LR) register.
6OCF1
Output compare flag 1
0: No match (reset value)
1: The content of the free running counter has matched the content of the OC1R
register. To clear this bit, first read the SR register, then read or write the low byte of
the OC1R (OC1LR) register.
5TOF
Timer overflow flag
0: No timer overflow (reset value)
1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first
read the SR register, then read or write the low byte of the CR (CLR) register.
Note: reading or writing the ACLR register does not clear TOF.
4ICF2
Input capture flag 2
0: No input capture (reset value)
1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR
register, then read or write the low byte of the IC2R (IC2LR) register.
Table 51.
CR2 register description (continued)
Bit
Name
Function
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com