数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

5222-DS02-R 数据表(PDF) 47 Page - Broadcom Corporation.

部件名 5222-DS02-R
功能描述  Dual Port 10/100BASE-TX IEEE 802.3u Fast Ethernet Transceiver
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5222-DS02-R 数据表(HTML) 47 Page - Broadcom Corporation.

Back Button 5222-DS02-R Datasheet HTML 43Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 44Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 45Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 46Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 47Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 48Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 49Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 50Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 51Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 76 page
background image
Preliminary Data Sheet
BCM5222
7/20/04
Broadcom Corporation
Document 5222-DS02-405-R
Interrupt Register
Page 35
INTERRUPT REGISTER
INTERRUPT ENABLE
Writing a 1 to bit 14 of the Interrupt register will enable the Interrupt function. By writing to bits [11:8] of the Interrupt register,
the INTR pin will signal when the corresponding interrupt events occur. Writing a 0 to bit 14, or resetting the device will
disable the Interrupt function.
FDX MASK
When this bit is set, changes in Duplex mode will not generate a hardware or software interrupt.
2
Link Status
RO
LL
1 = Link is up (link pass state)
0
1
Auto-Negotiation Enabled
RO
1 = Auto-negotiation enabled
ANEN pin
0
Jabber Detect
RO
LH
1 = Jabber condition detected
0
Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = latched low, LH = latched high (LL and LH are cleared
after read operation)
Table 21: Interrupt Register (Address 26d, 1Ah)
BIt
Name
R/W
Description
Default
15
Reserved
R/W
Ignore when read
0
14
INTR Enable
R/W
Interrupt enable
0
13:12
Reserved
RO
Ignore when read
00
11
FDX Mask
R/W
Full-Duplex interrupt mask
1
10
SPD Mask
R/W
SPEED interrupt mask
1
9
LINK Mask
R/W
LINK interrupt mask
1
8
INTR Mask
R/W
Master interrupt mask
1
7:4
Reserved
RO
Ignore when read
0000
3
FDX Change
RO
LH
Duplex change interrupt
0
2
SPD Change
RO
LH
Speed change interrupt
0
1
LINK Change
RO
LH
Link change interrupt
0
0
INTR Status
RO
LH
Interrupt status
0
Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL & LH Clear after
read operation. Use default values of reserved bit(s) when writing to reserved bit(s).
Table 20: Auxiliary Status Summary Register (Address 11001b, 25d, 19h) (Cont.)
Bit
Name
R/W
Description
Default



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com