数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5222-DS02-R 数据表(PDF) 59 Page - Broadcom Corporation.

部件名 5222-DS02-R
功能描述  Dual Port 10/100BASE-TX IEEE 802.3u Fast Ethernet Transceiver
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5222-DS02-R 数据表(HTML) 59 Page - Broadcom Corporation.

Back Button 5222-DS02-R Datasheet HTML 55Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 56Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 57Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 58Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 59Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 60Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 61Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 62Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 63Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 76 page
background image
Preliminary Data Sheet
BCM5222
7/20/04
Broadcom Corporation
Document 5222-DS02-405-R
Timing and AC Characteristics
Page 47
Section 6: Timing and AC Characteristics
The timing information contained in this section applies to the BCM5222.
All MII Interface pins comply with IEEE 802.3u timing specifications (see Reconciliation Sublayer and Media Independent
Interface in IEEE 802.3u timing specifications). All digital output timing specified at CL = 30 pF.
Output rise/fall times measured between 10% and 90% of the output signal swing. Input rise/fall times measured between
VIL max. and VIH min. Output signal transitions referenced to the midpoint of the output signal swing. Input signal transitions
referenced to the midpoint between VIL max. and VIH min. See Table 34and Table 35 for the timing parameters. See
Figure 4 for an illustration of clock and reset timing.
Figure 4: Clock and Reset Timing
Table 34: Clock Timing
Parameter
Symbol
Min
Typical
Max
Unit
XTALI Cycle Time
CK_CYCL
E
39.998
40
40.002
ns
XTALI High/Low Time
CK_HI
CK_LO
14
20
26
ns
XTALI Rise/Fall Time
CK_EDGE
4
ns
Table 35: Reset Timing
Parameter
Symbol
Min
Typical
Max
Unit
Reset Pulse Length with stable XTALI Input
RESET_LEN
400
ns
Activity after end of Hardware Reset
RESET_WAIT
100
µs
RESET Rise/Fall Time
RESET_EDG
E
10
ns
XTALI
RESET
Normal PHY
RESET_LEN
RESET_WAIT
CK_HI
CK_CYCLE
CK_EDGE
CK_LO
CK_EDGE
activity begins here
RESET_EDGE
RESET_EDGE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com