| 数据搜索系统,热门电子元器件搜索 |
|
5222-DS02-R 数据表(PDF) 60 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
5222-DS02-R 数据表(HTML) 60 Page - Broadcom Corporation. |
|
60 / 76 page ![]() BCM5222 Preliminary Data Sheet 7/20/04 Broadcom Corporation Page 48 Timing and AC Characteristics Document 5222-DS02-405-R Table 36 provides the parameters for 100BASE-TX transmit timing. Figure 5 illustrates the 100BASE-TX transmit start of packet timing and Figure 6 shows the100BASE-TX transmit end of packet timing. Figure 5: MII Transmit Start of Packet Timing (100BASE-TX) Table 36: MII 100BASE-TX Transmit Timing Parameter Symbol Min Typical Max Unit TXC Cycle Time 40 ns TXC High/Low Time 16 20 24 ns TXC Rise/Fall Time 2 5 ns TXEN, TXD[3:0] Setup Time to TXC rising* TXEN_SETUP 10 ns TXEN, TXD[3:0] Hold Time from TXC rising* TXEN_HOLD 0 ns TD ± after TXEN Assert TXEN_TDATA 60 140 ns TXD to TD ± Steady State Delay TXD_TDATA 60 100 ns CRS Assert after TXEN Assert TXEN_CRS 0 40 ns CRS Deassert after TXEN Deassert TXEN_CRS_EO P 0160 ns COL Assert after TXEN Assert (while RX) TXEN_COL ns COL Deassert after TXEN Deassert (while RX) TXEN_COL_EO P ns TXEN, TXD[3:0] Setup Time to XTALI rising* 2 ns TXEN, TXD[3:0] Hold Time from XTALI rising* 10 ns 5 55 5 TX_TDATA TXEN_CRS TXEN_COL TXD_TDATA SSD 3RD DATA NIBBLE COL * * When receive is concurrently active II II J4 J3 J2 K4 K3 K2 K1 K0 CRS TD ± TXER TXEN TXD, J1 TXEN_SETUP I I I I I I I I I X J0 TXEN_HOLD XTALI or TXC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |