数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5222-DS02-R 数据表(PDF) 54 Page - Broadcom Corporation.

部件名 5222-DS02-R
功能描述  Dual Port 10/100BASE-TX IEEE 802.3u Fast Ethernet Transceiver
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5222-DS02-R 数据表(HTML) 54 Page - Broadcom Corporation.

Back Button 5222-DS02-R Datasheet HTML 50Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 51Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 52Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 53Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 54Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 55Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 56Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 57Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 58Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 76 page
background image
BCM5222
Preliminary Data Sheet
7/20/04
Broadcom Corporation
Page 42
Broadcom Test Register
Document 5222-DS02-405-R
ABILITY DETECT
This read-only bit returns a 1 when the auto-negotiation state machine is in the Ability Detect state. It enters this state a
specified time period after the auto-negotiation process begins, and exits after the first FLP burst or link pulses are detected
from the link partner. This bit returns a 0 any time the auto-negotiation state machine is not in the Ability Detect state.
SUPER ISOLATE
Writing a 1 to this bit places the BCM5222 into the Super Isolate mode. Similar to the Isolate mode, all MII inputs are ignored,
and all MII outputs are tri-stated. Additionally, all link pulses are suppressed. This allows the BCM5222 to coexist with
another PHY on the same adapter card, with only one being activated at any time.
10BASE-T SERIAL MODE
Writing a 1 to bit 1 of the Auxiliary Mode register enables the 10BASE-T Serial mode. In the normal 10BASE-T mode of
operation, as defined by the MII standard, transmit and receive data packets traverse the TXD[3:0] and RXD[3:0] busses at
a rate of 2.5 MHz. In the special 10BASE-T Serial mode, data packets traverse to the MAC layer across only TXD0 and
RXD0 at a rate of 10 MHz. Serial operation is not available in 100BASE-TX mode.
BROADCOM TEST REGISTER
SHADOW REGISTER ENABLE
Writing a 1 to bit 7 of register 1Fh allows R/W access to the Shadow registers.
Table 26: Broadcom Test (Address 31d, 1Fh)
BIt
Name
R/W
Description
Default
15:8
Reserved
RO
Ignore when read
00h
7
Shadow Register Enable
R/W
1 = Enable Shadow registers
0 = Disable Shadow registers
0
6
Reserved
RO
Ignore when read
0
5
Reserved
R/W
Write as 0, Ignore when read
0
4:0
Reserved
R/W
Write as 0Bh, Ignore when read
0Bh
Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL & LH Clear after
read operation. Use default values of reserved bit(s) when writing to reserved bit(s).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com