5222-DS02-R datasheet(55/76 Pages) BOARDCOM

55 / 76 page

Preliminary Data Sheet

BCM5222

7/20/04

Broadcom Corporation

Document 5222-DS02-405-R

Auxiliary Mode 4 Register (Shadow Register)

Page 43

AUXILIARY MODE 4 REGISTER (SHADOW REGISTER)

FORCE LED [1:0]

The SPDLED, LNKLED, ACTLED and FDXLED outputs can be forced to on state (0) by writing a value of 01 to Force LED

[1:0]. These LEDs can be forced to off state (1) by writing a value of 10 to Force LED {1:0].

ENABLE CLOCK DURING LOW POWER

If this bit is set to a 1 then the clocks are running in low mode.

FORCE IDDQ MODE

If this bit is set to a 1, then the BCM5222 enters IDDQ mode. When the device is in IDDQ mode, everything is disabled. The

BCM5222 requires a hard reset to return to normal mode.

Table 27: Auxiliary Mode 4 Register (Shadow Register 26d, 1Ah)

BIt

Name

R/W

Description

Default

15:6

Reserved

R/W

Write as 30h, Ignore when read

30h

5:4

Force LED [1:0]

R/W

01 = Force all LED status to on 0 state

10 = Force all LED status to off 1 state

Reserved

R/W

Write as 0, Ignore when read

Enable Clock During Low

Power

R/W

0 = Disables clock during low power modes

1 = Enables clock during low power modes

Force Low Power Mode

R/W

0 = Normal operation

1 = Forces the 5222 to enter the low power mode

Force IDDQ Mode

R/W

0 = Normal operation

1 = Causes the BCM5222 to go to IDDQ mode

Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL & LH Clear after

read operation. Use default values of reserved bit(s) when writing to reserved bit(s). MII Shadow register bank 1 is

accessed by setting MII register 1Fh bit 7 to a 1.

5222-DS02-R 数据表(PDF) 55 Page - Broadcom Corporation.

5222-DS02-R 数据表(HTML) 55 Page - Broadcom Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载