数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5222-DS02-R 数据表(PDF) 49 Page - Broadcom Corporation.

部件名 5222-DS02-R
功能描述  Dual Port 10/100BASE-TX IEEE 802.3u Fast Ethernet Transceiver
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BOARDCOM [Broadcom Corporation.]
网页  http://www.broadcom.com
标志 BOARDCOM - Broadcom Corporation.

5222-DS02-R 数据表(HTML) 49 Page - Broadcom Corporation.

Back Button 5222-DS02-R Datasheet HTML 45Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 46Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 47Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 48Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 49Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 50Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 51Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 52Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 53Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 76 page
background image
Preliminary Data Sheet
BCM5222
7/20/04
Broadcom Corporation
Document 5222-DS02-405-R
Auxiliary Mode 2 Register
Page 37
10BT DRIBBLE BIT CORRECT
When enabled, the PHY rounds down to the nearest nibble when dribble bits are present on the 10Base-T input stream.
JUMBO PACKET ENABLE
Writing a 1 to this bit enables jumbo sized packets to be received and transmitted.
TXC INVERT
Writing a 1 to bit 8 of the Auxiliary Mode 2 register will invert the TXC clock.
BLOCK 10BT ECHO MODE
When enabled, during 10BASE-T half-duplex transmit operation, the TXEN signal does not echo onto the RXDV pin. The
TXEN echoes onto the CRS pin and the CRS deassertion directly follows the TXEN deassertion.
QUALIFIED PARALLEL DETECT MODE
This bit allows the auto-negotiation/parallel detection process to be qualified with information in the Advertisement register.
If this bit is not set, the local BCM5222 device is enabled to Auto-Negotiate. If the far-end device is a 10BASE-T or 100BASE-
TX non-Auto-Negotiating legacy type, the local device Auto-Negotiate/Parallel detects the far-end device, regardless of the
Advertisement register (04h) contents.
If this bit is set, the local device compares the link speed detected to the contents of its Advertisement register. If the
particular link speed is enabled in the Advertisement register, the local device asserts link. If the link speed is disabled in this
register, then the local device does not assert link and continues monitoring for a matching capability link speed.
3
Reserved
R/W
Write as 1, Ignore when read
1
2
Reserved
R/W
Write as 0, Ignore when read
0
1
Qual Parallel Detect Mode
R/W
1 = Enable, 0 = Disable
1
0
Reserved
RO
Ignore when read
0
Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL & LH Clear after
read operation. Use default values of reserved bit(s) when writing to reserved bit(s).
Table 22: Auxiliary Mode 2 Register (Address 27d, 1Bh)
BIt
Name
R/W
Description
Default



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com