MC56F81663 datasheet(14/73 Pages) NXP

14 / 73 page

EOnCE 56800EX CPU

Program Bus

Core Data Bus

Secondary Data Bus

Program/Data Flash

Up to 128 KB

Data/Program RAM

Up to 20 KB

Interrupt Controller

QSCI

0,1

QSPI

LPI2C

0,1

Quad Timer

4ch

eFlexPWM

NanoEdge

ADCA

12Bit

ADCB

12Bit

Compartors With

8bit DAC A,B,C,D

Watchdog (COP)

EWM

CRC

DAC

12Bit

Event

Generator

Inter-Module

Crossbar

Inter Module connection

GPIO & Peripheral MUX

Crystal OSC

Internal IRC

2 MHz/ 8 MHz

Internal IRC

200 kHz

PLL

Power Management

Controller (PMC)

System Integration

Module (SIM)

Package

Pins

Peripheral Bus

JTAG

Inter Module Crossbar Inputs

Inter Module Crossbar Outputs

Program

Controller

(PC)

Address

Generation

Unit (AGU)

Arithmetic

Logic Unit

(ALU)

Bit

Manipulation

Unit

Inter Module Crossbar Outputs

Inter Module Crossbar Inputs

Op-Amp

0.1

Boot ROM

32 KB

eDMA Controller

Periodic Interrupt

Timer (PIT32) 0,1

Quadrature

Decoder

ROM Patch

Controller

Figure 1. System block diagram

Clock sources

MC56F81xxx, Rev. 1.1, 12/2020

NXP Semiconductors

MC56F81663 数据表(PDF) 14 Page - NXP Semiconductors

MC56F81663 数据表(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载

链接网址

MC56F81663 数据表(PDF) 14 Page - NXP Semiconductors

MC56F81663 数据表(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表 下载

链接网址

数据表下载