数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC56F81663 数据表(PDF) 51 Page - NXP Semiconductors

部件名 MC56F81663
功能描述  DSC based on 32-bit 56800EX core
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MC56F81663 数据表(HTML) 51 Page - NXP Semiconductors

Back Button MC56F81663 Datasheet HTML 47Page - NXP Semiconductors MC56F81663 Datasheet HTML 48Page - NXP Semiconductors MC56F81663 Datasheet HTML 49Page - NXP Semiconductors MC56F81663 Datasheet HTML 50Page - NXP Semiconductors MC56F81663 Datasheet HTML 51Page - NXP Semiconductors MC56F81663 Datasheet HTML 52Page - NXP Semiconductors MC56F81663 Datasheet HTML 53Page - NXP Semiconductors MC56F81663 Datasheet HTML 54Page - NXP Semiconductors MC56F81663 Datasheet HTML 55Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 73 page
background image
Table 20. External clock operation timing requirements (continued)
Characteristic
Symbol
Min
Typ
Max
Unit
Input high voltage overdrive by an external clock
Vih
0.85×VDD
V
Input low voltage overdrive by an external clock
Vil
0.3×VDD
V
1. See the "External clock timing" figure for details on using the recommended connection of an external clock driver.
2. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
3. External clock input rise time is measured from 10% to 90%.
4. External clock input fall time is measured from 90% to 10%.
90%
50%
10%
90%
50%
10%
External
Clock
tPW
tPW
tfall
trise
VIL
VIH
Note: The midpoint is VIL + (VIH – VIL)/2.
Figure 9. External clock timing
11.3.2 Phase-Locked Loop timing
Table 21. Phase-Locked Loop timing
Characteristic
Symbol
Min
Typ
Max
Unit
PLL input reference frequency1
fref
8
8
16
MHz
PLL output frequency2
fop
200
550
MHz
PLL lock time3
tplls
100
µs
Allowed Duty Cycle of input reference
tdc
40
50
60
%
1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly.
The PLL is optimized for 8 MHz input.
2. The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must
be set to 400 MHz.
3. This is the time required after the PLL is enabled to ensure reliable operation.
11.3.3 External crystal or resonator requirement
Table 22. Crystal or resonator requirement
Characteristic
Symbol
Min
Typ
Max
Unit
Frequency of operation
fXOSC
4
8
16
MHz
System modules
MC56F81xxx, Rev. 1.1, 12/2020
NXP Semiconductors
51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com