数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC56F81663 数据表(PDF) 48 Page - NXP Semiconductors

部件名 MC56F81663
功能描述  DSC based on 32-bit 56800EX core
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MC56F81663 数据表(HTML) 48 Page - NXP Semiconductors

Back Button MC56F81663 Datasheet HTML 44Page - NXP Semiconductors MC56F81663 Datasheet HTML 45Page - NXP Semiconductors MC56F81663 Datasheet HTML 46Page - NXP Semiconductors MC56F81663 Datasheet HTML 47Page - NXP Semiconductors MC56F81663 Datasheet HTML 48Page - NXP Semiconductors MC56F81663 Datasheet HTML 49Page - NXP Semiconductors MC56F81663 Datasheet HTML 50Page - NXP Semiconductors MC56F81663 Datasheet HTML 51Page - NXP Semiconductors MC56F81663 Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 73 page
background image
10.5.1 Thermal operating requirements
Table 16. Thermal operating requirements
Symbol
Description
Grade
Min
Max
Unit
TJ
Die junction temperature
V
–40
125
°C
M
–40
135
°C
TA
Ambient temperature
V
–40
105
°C
M
–40
125
°C
10.5.2 Thermal attributes
This section provides information about operating temperature range, power dissipation,
and package thermal resistance. Power dissipation on I/O pins is usually small compared
to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-
determined rather than being controlled by the MCU design. To account for PI/O in power
calculations, determine the difference between actual pin voltage and VSS or VDD and
multiply by the pin current for each I/O pin. Except in cases of unusually high pin current
(heavy loads), the difference between pin voltage and VSS or VDD is very small.
See Thermal design considerations for more detail on thermal design considerations.
Board type 1
Symbol
Description
48 LQFP
64 LQFP
Unit
Notes
Four-layer
(2s2p)
RθJA
Thermal
resistance,
junction to
ambient (natural
convection)
55
52
°C/W
2
Single-layer
(1s)
RθJC
Thermal
resistance,
junction to case
23
20
°C/W
3
ΨJT
Thermal
characterization
parameter,
junction to
package top
outside center
(natural
convection)
3
3
°C/W
2
1. Thermal test board meets JEDEC specification for this package (JESD51-7, 2s2p and JESD51-3, 1s).
2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is
solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not
meant to predict the performance of a package in an application-specific environment.
3. Junction-to-Case (Top) thermal resistance is determined using an isothermal cold plate attached to the package top. Case
(Top) temperature refers to the mold surface temperature at the center.
General
MC56F81xxx, Rev. 1.1, 12/2020
48
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com