数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC56F81663 数据表(PDF) 43 Page - NXP Semiconductors

部件名 MC56F81663
功能描述  DSC based on 32-bit 56800EX core
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MC56F81663 数据表(HTML) 43 Page - NXP Semiconductors

Back Button MC56F81663 Datasheet HTML 39Page - NXP Semiconductors MC56F81663 Datasheet HTML 40Page - NXP Semiconductors MC56F81663 Datasheet HTML 41Page - NXP Semiconductors MC56F81663 Datasheet HTML 42Page - NXP Semiconductors MC56F81663 Datasheet HTML 43Page - NXP Semiconductors MC56F81663 Datasheet HTML 44Page - NXP Semiconductors MC56F81663 Datasheet HTML 45Page - NXP Semiconductors MC56F81663 Datasheet HTML 46Page - NXP Semiconductors MC56F81663 Datasheet HTML 47Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 73 page
background image
Table 9. Voltage and current operating behaviors (continued)
Symbol
Description
Min.
Max.
Unit
Notes
IIN
Input leakage current (total all pins) for full temperature
range
41
μA
3
IOZ
Hi-Z (off-state) leakage current (per pin)
1
μA
RPU
Internal pullup resistors
20
50
4
RPD
Internal pulldown resistors
20
50
5
1. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When
configured as a GPIO output, it acts as a pseudo open drain output.
2. GPIOC2, GPIOC7~12, GPIOF2~3 and GPIOC14~15 support high drive strength mode.
3. Measured at VDD = 3.6 V
4. Measured at VDD supply voltage = VDD min and Vinput = VSS
5. Measured at VDD supply voltage = VDD min and Vinput = VDD
10.3.4 Power mode transition operating behaviors
Parameters listed are guaranteed by design.
NOTE
All address and data buses described here are internal.
Table 10. Reset, stop, wait, and interrupt timing
Characteristic
Symbol
Typical Min
Typical
Max
Unit
See
Figure
Minimum RESET Assertion Duration
tRA
16 1
ns
RESET deassertion to First Address Fetch
tRDA
865 × TOSC + 8 × T
ns
Delay from Interrupt Assertion to Fetch of first
instruction (exiting Stop)
tIF
361.3
570.9
ns
1. If the RESET pin filter is enabled by setting the RST_FLT bit in the SIM_CTRL register to 1, the minimum pulse assertion
must be greater than 21 ns. Recommended a capacitor of up to 0.1 µF on RESET.
NOTE
In Table 10, T = system clock cycle and TOSC = oscillator clock
cycle. For an operating frequency of 50MHz, T=20 ns. At 4
MHz (used coming out of reset and stop modes), T=250 ns.
Table 11. Power mode transition behavior
Symbol
Description
Typical
Max
Unit
Notes1
TPOR
After a POR event, the amount of delay from when VDD reaches
2.7 V to when the first instruction executes (over the operating
temperature range).
250
288
µs
STOP mode to RUN mode
7.10
8.17
µs
2
Table continues on the next page...
General
MC56F81xxx, Rev. 1.1, 12/2020
NXP Semiconductors
43



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com