数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADC3908CSSS 数据表(PDF) 24 Page - Texas Instruments

部件名 ADC3908CSSS
功能描述  ADC3910Dx and ADC3910Sx 10-bit, 25 to 125-MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADC3908CSSS 数据表(HTML) 24 Page - Texas Instruments

Back Button ADC3908CSSS Datasheet HTML 20Page - Texas Instruments ADC3908CSSS Datasheet HTML 21Page - Texas Instruments ADC3908CSSS Datasheet HTML 22Page - Texas Instruments ADC3908CSSS Datasheet HTML 23Page - Texas Instruments ADC3908CSSS Datasheet HTML 24Page - Texas Instruments ADC3908CSSS Datasheet HTML 25Page - Texas Instruments ADC3908CSSS Datasheet HTML 26Page - Texas Instruments ADC3908CSSS Datasheet HTML 27Page - Texas Instruments ADC3908CSSS Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 131 page
background image
5.13 Typical Characteristics - 65MSPS (continued)
Typical values at TA = 25 °C, ADC sampling rate = 65 MSPS, AIN = –1 dBFS, differential input, AVDD = IOVDD = 1.8 V,
internal 1.2 V voltage reference, unless otherwise noted.
Code
0
128
256
384
512
640
768
896
1024
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
Ext REF
Int REF
FIN = 5 MHz
Figure 5-36. INL vs ADC Code
Code
0
128
256
384
512
640
768
896
1024
-0.4
-0.2
0
0.2
0.4
Ext REF
Int REF
FIN = 5 MHz
Figure 5-37. DNL vs ADC Code
Output Code
0
20%
40%
60%
80%
100%
508
509
510
511
512
513
514
515
516
517
Figure 5-38. DC Offset Histogram
Samples
0
4096
8192
12288
16384
20480
24576
28672
32768
0
128
256
384
512
640
768
896
1024
Pulse Input = 1 MHz
Figure 5-39. Pulse Response
Sample Rate (MSPS)
25
30
35
40
45
50
55
60
65
0
5
10
15
20
25
30
35
40
IAVDD, 2-ch.
IAVDD, 1-ch.
IOVDD, 2-ch., DDR
IOVDD, 1-ch., DDR
IOVDD, 1-ch., SDR
FIN = 5 MHz, DDC Bypass
Figure 5-40. Current vs Sampling Rate
Decimation
0
4
8
12
16
0
5
10
15
20
25
30
35
40
45
50
AVDD 25MSPS
IOVDD 25MSPS
AVDD 65MSPS
IOVDD 65MSPS
AVDD 125MSPS
IOVDD 125MSPS
FIN = 1 MHz, 16 bit resolution, DDR, 8 Output Lanes
Figure 5-41. Current vs Decimation
ADC3910D125
SBASAD1 – DECEMBER 2023
www.ti.com
24
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: ADC3910D125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com