 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADC3908CSSS 数据表(PDF) 56 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3908CSSS 数据表(HTML) 56 Page - Texas Instruments |
|
|
56 / 131 page  Table 6-13. DEV_CFG_1 Register Field Descriptions (continued) Bit Field Type Reset Description 3:0 RESERVED R 0h 6.6.1.8 DEV_CFG_2 Register (Address = 89h) [Reset = 00h] Return to the Summary Table. Table 6-14. DEV_CFG_2 Register Field Descriptions Bit Field Type Reset Description 7 DCLK_FL_DLY__0 R/W 0h Adjust the delay on the falling edge of DCLK where T is the period of DCLK. 0b = No adjustment 1b = T/20 (T/10 with HFSB = 1) 1010b = -T/10 (-T/5 with HFSB = 1) 1011b = -T/20 (-T/10 with HFSB = 1) 6 DIG_DCLK R/W 0h By default CLK is DCLK for digital blocks. Enable when CLK and DCLK are different and DCLKIN is used. 0b = CLK used as DCLK for digital blocks 1b = DCLKIN used as DCLK for digital blocks 5 DIG_DATA R/W 0h Data from digital block used as output data. 0b = Digital data to output data disabled 1b = Digital data to output data enabled 4:0 RESERVED R 0h 6.6.1.9 CLK_CFG_1 Register (Address = 8Ah) [Reset = 00h] Return to the Summary Table. Table 6-15. CLK_CFG_1 Register Field Descriptions Bit Field Type Reset Description 5 DIG_CLK_SEL R/W 0h By default CLK is DCLK for digital blocks. Enable when CLK and DCLK are different and DCLKIN is used. 0b = CLK used as CLK for digital blocks 1b = Relatched CLK using DCLKIN used as CLK for digital blocks 4 RESERVED R 0h 3 CHB_CLK R/W 0h Enable when only ADC channel A is disabled, ADC channel B is enabled and HDDR interface mode is used. 2:1 DCLK_RISE_DLY R/W 0h Adjust the delay on the rising edge of DCLK where T is the period of DCLK. 00b = No adjustment 01b = T/20 (T/10 with HFSB = 1) 10b = -T/10 (-T/5 with HFSB = 1) 11b = -T/20 (-T/10 with HFSB = 1) 0 DCLK_FL_DLY__1 R/W 0h Adjust the delay on the falling edge of DCLK where T is the period of DCLK. 0b = No adjustment 1b = T/20 (T/10 with HFSB = 1) 10b = -T/10 (-T/5 with HFSB = 1) 11b = -T/20 (-T/10 with HFSB = 1) 6.6.1.10 CLK_CFG_2 Register (Address = 8Bh) [Reset = 00h] Return to the Summary Table. ADC3910D125 SBASAD1 – DECEMBER 2023 www.ti.com 56 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: ADC3910D125 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
