数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADC3908CSSS 数据表(PDF) 54 Page - Texas Instruments

部件名 ADC3908CSSS
功能描述  ADC3910Dx and ADC3910Sx 10-bit, 25 to 125-MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADC3908CSSS 数据表(HTML) 54 Page - Texas Instruments

Back Button ADC3908CSSS Datasheet HTML 50Page - Texas Instruments ADC3908CSSS Datasheet HTML 51Page - Texas Instruments ADC3908CSSS Datasheet HTML 52Page - Texas Instruments ADC3908CSSS Datasheet HTML 53Page - Texas Instruments ADC3908CSSS Datasheet HTML 54Page - Texas Instruments ADC3908CSSS Datasheet HTML 55Page - Texas Instruments ADC3908CSSS Datasheet HTML 56Page - Texas Instruments ADC3908CSSS Datasheet HTML 57Page - Texas Instruments ADC3908CSSS Datasheet HTML 58Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 131 page
background image
Complex bit access types are encoded to fit into small table cells. Table 6-6 shows the codes that are used for
access types in this section.
Table 6-6. Device Access Type Codes
Access Type
Code
Description
Read Type
R
R
Read
Write Type
W
W
Write
Reset or Default Value
-n
Value after reset or the default
value
6.6.1.1 RESET Register (Address = 0h) [Reset = 00h]
Return to the Summary Table.
Table 6-7. RESET Register Field Descriptions
Bit
Field
Type
Reset
Description
7
RESET
W
0h
This bit resets all internal registers to the default values and self
clears to 0.
6:0
RESERVED
R
0h
6.6.1.2 CFG_ALERT Register (Address = 38h) [Reset = 0h]
Return to the Summary Table.
Table 6-8. CFG_ALERT Register Field Descriptions
Bit
Field
Type
Reset
Description
0
CFG_ALERT
R
0h
Indicates that the device is ready to be configured. The user can
poll this bit before starting the device configuration. Alternatively, the
user can wait for a fixed time (2000 clock cycles) after reset release
before triggering device configuration
6.6.1.3 SPARE_REG Register (Address = 39h) [Reset = 00h]
Return to the Summary Table.
Table 6-9. SPARE_REG Register Field Descriptions
Bit
Field
Type
Reset
Description
7:0
SPARE_REG
R/W
0h
This field has no functionality and can be used for validating SPI
writes.
6.6.1.4 INTERLEAVE Register (Address = 84h) [Reset = 0h]
Return to the Summary Table.
ADC3910D125
SBASAD1 – DECEMBER 2023
www.ti.com
54
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: ADC3910D125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com