| 数据搜索系统,热门电子元器件搜索 |
|
ADC3908CSSS 数据表(PDF) 1 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3908CSSS 数据表(HTML) 1 Page - Texas Instruments |
|
1 / 131 page ![]() ADC3910Dx and ADC3910Sx 10-bit, 25 to 125-MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers 1 Features • Sampling rate up to 125MSPS • Latency: 1 clock cycle • Low power (2 ch.): – 92 mW at 125 MSPS – 59 mW at 25 MSPS – 4 mW in PD mode • Small footprint: 32-VQFN (4mm x 4 mm) • Single or dual channel ADC • Dual digital comparators • Reference: internal or external • No missing codes, ±1 LSB INL • Buffered, differential or single ended inputs • Input bandwidth: 150 MHz (3-dB) • Single 1.8 V supply – Optional 3.3VIO capability • Industrial temperature range: -40 to 105°C • On-chip digital filter (optional) – Decimation by 2, 4, 8, 16 • Parallel (SDR, DDR) and serial CMOS interface • Spectral performance (fIN = 5 MHz): – SNR: 61 dBFS – SFDR: 65 dBc 2 Applications • Radio receiver • LiDAR • Low latency control loops • Laser scanners • Global positioning systems • Source measure unit • Detection equipment 3 Description The ADC3910Dx and ADC3910Sx are a family ultra- low power 10-bit 125 MSPS high-speed single and dual channel analog-to-digital converters. High-speed control loops benefit from the short latency of only 1 clock cycle. The ADC consumes only 92 mW at 125 Msps with a power consumption that scales with lower sampling rates. The device uses DDR, HDDR, SDR or serial CMOS interface to output the data from +1.8V to +3.3V to accommodate various receiver requirements. The device implements analog monitoring function by event triggered interrupts per channel using a digital comparator with programmable high and low thresholds, hysteresis, and event counter. The device is a pin-to-pin compatible family of ADCs with 8 and 10-bit resolution and different speed grades. The device is available in a 32-pin VQFN package, and supports industrial temperature range from -40 to +105°C. Package Information PART NUMBER PACKAGE(1) PACKAGE SIZE(2) ADC3910D125 ADC3910D025, 'D065(3) ADC3910S025,'S065, 'S125(3) VQFN (32) 4 mm × 4 mm (1) For more information, see Section 10. (2) The package size (length × width) is a nominal value and includes pins, where applicable. (3) Product preview Device Information PART NUMBER (c= #CH; sss= MSPS) RESOLUTION SAMPLING RATE MSPS ADC3910csss 10-Bit 25, 65, 125 ADC3908csss 08-Bit 25, 65, 125 REF ADC ADC Digital Comparator RESET AVDD ALERT/GPO IOVDD CLK GND INAP INAM INBP INBM VCM VREF High/Low Threshold ± Hysteresis Flexible Data Interface Control Interface DDC OE DCLKIN DCLK DCLK/FCLK D11-D0 SEN SCLK SDIO N Statistics Engine N Block Diagram ADC3910D125 SBASAD1 – DECEMBER 2023 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA. |
类似零件编号 - ADC3908CSSS |
|
类似说明 - ADC3908CSSS |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |