数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADC3908CSSS 数据表(PDF) 58 Page - Texas Instruments

部件名 ADC3908CSSS
功能描述  ADC3910Dx and ADC3910Sx 10-bit, 25 to 125-MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADC3908CSSS 数据表(HTML) 58 Page - Texas Instruments

Back Button ADC3908CSSS Datasheet HTML 54Page - Texas Instruments ADC3908CSSS Datasheet HTML 55Page - Texas Instruments ADC3908CSSS Datasheet HTML 56Page - Texas Instruments ADC3908CSSS Datasheet HTML 57Page - Texas Instruments ADC3908CSSS Datasheet HTML 58Page - Texas Instruments ADC3908CSSS Datasheet HTML 59Page - Texas Instruments ADC3908CSSS Datasheet HTML 60Page - Texas Instruments ADC3908CSSS Datasheet HTML 61Page - Texas Instruments ADC3908CSSS Datasheet HTML 62Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 131 page
background image
Table 6-18. DEV_CFG_3 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
3
DCLKZ_DLL
R/W
0h
Swap DCLKZ_OUT to DCLK output of DLL
0b = DCLKZ_OUT to DCLKZ output of DLL
1b = DCLKZ_OUT to DCLK output of DLL
2
DCLK_DLL
R/W
0h
Swap DCLK_OUT to DCLKZ output of DLL
0b = DCLK_OUT to DCLK output of DLL
1b = DCLK_OUT to DCLKZ output of DLL
1
ALERT_POL
R/W
0h
ALERT pin polarity
0b = ALERT pin active high
1b = ALERT pin active low
0
RESERVED
R
0h
6.6.1.13 CLK_CFG_3 Register (Address = 8Eh) [Reset = 00h]
Return to the Summary Table.
Table 6-19. CLK_CFG_3 Register Field Descriptions
Bit
Field
Type
Reset
Description
7:6
DCLK_SYNC
R/W
0h
Used for DDR and SDR interface modes
00b = DDR Clocking mode (DCLKZ is inversion of DCLK)
01b = DDR Clocking
1010b = SDR Clocking (DCLKZ is same as DCLK)
1011b = DCLK/DCLKZ off
5:2
RESERVED
R
0h
1
ADLL_BYP
R/W
0h
Bypass analog DLL. Enable this setting for low frequency input
signals below 25 MHz. Reduces current by 1 mA.
0b = Normal operation
1b = Analog DLL bypassed
0
RESERVED
R
0h
6.6.1.14 CLK_CFG_4 Register (Address = 8Fh) [Reset = 00h]
Return to the Summary Table.
Table 6-20. CLK_CFG_4 Register Field Descriptions
Bit
Field
Type
Reset
Description
6
RESERVED
R
0h
Reserved
5
RESERVED
R
0h
Reserved
4
DCLK_DLL
R/W
0h
Enable when digital features are used
3:0
RESERVED
R
0h
6.6.1.15 PIN_CFG_1 Register (Address = 90h) [Reset = 00h]
Return to the Summary Table.
Table 6-21. PIN_CFG_1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
ALERT_OD
R/W
0h
Alert output pin mode
0b = Push-pull
1b = Open-drain
6:4
RESERVED
R
0h
ADC3910D125
SBASAD1 – DECEMBER 2023
www.ti.com
58
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: ADC3910D125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com