TMP86FS49AIUG datasheet(156/296 Pages) TOSHIBA

156 / 296 page

Page 140

12. Asynchronous Serial interface (UART1 )

12.2 Control

TMP86FS49AIUG

12.2 Control

UART1 is controlled by the UART1 Control Registers (UART1CR1, UART1CR2). The operating status can be

monitored using the UART status register (UART1SR).

Note 1: When operations are disabled by setting TXE and RXE bit to “0”, the setting becomes valid when data transmit or receive

complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit

is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2: The transmit clock and the parity are common to transmit and receive.

Note 3: UART1CR1<RXE> and UART1CR1<TXE> should be set to “0” before UART1CR1<BRG> is changed.

Note: When

UART1CR2<RXDNC> = “01”, pulses longer than 96/fc [s] are always regarded

signals; when

UART1CR2<RXDNC> = “10”, longer than 192/fc [s]; and when UART1CR2<RXDNC> = “11”, longer than 384/fc [s].

UART1 Control Register1

UART1CR1

(0F95H)

543

210

TXE

RXE

STBT

EVEN

BRG

(Initial value: 0000 0000)

TXE

Transfer operation

Disable

Enable

Write

only

RXE

Receive operation

Disable

Enable

STBT

Transmit stop bit length

1 bit

2 bits

EVEN

Even-numbered parity

Odd-numbered parity

Even-numbered parity

Parity addition

No parity

Parity

BRG

Transmit clock select

000:

001:

010:

011:

100:

101:

110:

111:

fc/13 [Hz]

fc/26

fc/52

fc/104

fc/208

fc/416

TC3 ( Input INTTC3)

fc/96

UART1 Control Register2

UART1CR2

(0F96H)

765

432

RXDNC

STOPBR

(Initial value: **** *000)

RXDNC

Selection of RXD input noise

rejectio time

00:

01:

10:

11:

No noise rejection (Hysteresis input)

Rejects pulses shorter than 31/fc [s] as noise

Rejects pulses shorter than 63/fc [s] as noise

Rejects pulses shorter than 127/fc [s] as noise

Write

only

STOPBR

Receive stop bit length

1 bit

2 bits

TMP86FS49AIUG 数据表(PDF) 156 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 156 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载