数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MSC8103/D 数据表(PDF) 28 Page - Freescale Semiconductor, Inc

部件名 MSC8103/D
功能描述  Network Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MSC8103/D Datasheet HTML 24Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 25Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 26Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 27Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 28Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 29Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 30Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 31Page - Freescale Semiconductor, Inc MSC8103/D Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 104 page
background image
MSC8103 Network Digital Signal Processor, Rev. 11
1-24
Freescale Semiconductor
Signals/Connections
1.6.3
Port C Signals
PB18
FCC2: RXD3
MII and HDLC nibble
I2C: SCL
Input
Input/Output
FCC2: MII and HDLC Nibble Receive Data Bit 3
RXD3 is bit 3 and the most significant bit of the receive data nibble.
I2C: Inter-Integrated Circuit Serial Clock
The I2C interface comprises two signals: serial data (SDA) and serial
clock (SDA). The I2C controller uses a synchronous, multimaster bus
that can connect several integrated circuits on a board. Clock rates run
up to 520 kHz@25 MHz system clock.
Table 1-9.
Port C Signals
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated I/O
Protocol
PC31
BRG1O
CLK1
TIMER1/2: TGATE1
Output
Input
Input
Baud-Rate Generator 1 Output
The CPM supports up to 8 BRGs used internally by the bank-of-clocks
selection logic and/or to provide an output to one of the 8 BRG pins.
BRG1O can be the internal input to the SIU timers. When CLK5 is selected
(see PC27 below), it is the source for BRG1O which is the default input for
the SIU timers. See the system interface unit (SIU) chapter in the
MSC8103 Reference Manual for additional information. If CLK5 is not
enabled, BRG1O uses an internal input. If TMCLK is enabled (see PC26
below), the BRG1O input to the SIU timers is disabled.
Clock 1
The CPM supports up to 10 clock input pins sent to the bank-of-clocks
selection logic, where they can be routed to the controllers.
Timer 1/2: Timer Gate 1
The timers can be gated/restarted by an external gate signal. There are
two gate signals: TGATE1 controls timer 1 and/or 2 and TGATE2 controls
timer 3 and/or 4.
Table 1-8.
Port B Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated I/O
Protocol



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com