MSC8103SLASHD datasheet(30/104 Pages) FREESCALE

30 / 104 page

MSC8103 Network Digital Signal Processor, Rev. 11

1-26

Freescale Semiconductor

Signals/Connections

PC28

BRG4O

CLK4

TIN1

Timer2: TOUT2

SCC2: CTS, CLSN

Output

Input

Output

Input

Baud-Rate Generator 4 Output

The CPM supports up to 8 BRGs used internally by the bank-of-clocks

selection logic and/or to provide an output to one of the 8 BRG pins.

Clock 4

The CPM supports up to 10 clock input pins sent to the bank-of-clocks

selection logic, where they can be routed to the controllers.

Timer Input 1

A timer can have one of the following sources: another timer, system

clock, system clock divided by 16 or a timer input. The CPM supports up to

4 timer inputs. The timer inputs can be captured on the rising, falling or

both edges.

Timer 2: Timer Output 2

The timers (Timer[1–4]) can output a signal on a timer output (TOUT[1–4])

when the reference value is reached. This signal can be an active-low

pulse or a toggle of the current output. The output can also be connected

internally to the input of another timer, resulting in a 32-bit timer.

SCC2: Clear to Send, Collision

Typically used in conjunction with RTS. The MSC8103 SCC2 transmitter

sends out a request to send data signal (RTS). The request is accepted

when CTS is returned low. CLSN is the signal used in Ethernet mode. See

also PC13.

PC27

BRG5O

CLK5

TIMER3/4: TGATE2

Output

Input

Baud-Rate Generator 5 Output

The CPM supports up to 8 BRGs used internally by the bank-of-clocks

selection logic and/or to provide an output to one of the 8 BRG pins.

Clock 5

When selected, CLK5 is a source for the SIU timers via BRG1O. See the

System Interface Unit (SIU) chapter in the MSC8103 Reference Manual

for additional information. If CLK5 is not enabled, BRG1O uses an internal

input. If TMCLK is enabled (see PC26 below), the BRG1O input to the SIU

timers is disabled.

Timer 3/4: Timer Gate 2

The timers can be gated/restarted by an external gate signal. There are

two gate signals: TGATE1 controls timer 1 and/or 2 and TGATE2 controls

timer 3 and/or 4.

Table 1-9.

Port C Signals (Continued)

Name

Dedicated

I/O Data

Direction

Description

General-

Purpose I/O

Peripheral Controller:

Dedicated I/O

Protocol

MSC8103/D 数据表(PDF) 30 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MSC8103/D 数据表(PDF) 30 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载