MSC8103SLASHD datasheet(9/104 Pages) FREESCALE

9 / 104 page

Reset, Configuration, and EOnCE Event Signals

MSC8103 Network Digital Signal Processor, Rev. 11

Freescale Semiconductor

1-5

1.3 Reset, Configuration, and EOnCE Event Signals

CLKOUT

Output

Clock Out

The system bus clock.

DLLIN

Input

DLLIN

Synchronizes with an external device.

Note:

When the DLL is disabled, connect this signal to GND.

Table 1-4.

Reset, Configuration, and EOnCE Event Signals

Signal Name

Type

Signal Description

DBREQ

EE01

Input

Output

Debug Request

Determines whether to go into SC140 Debug mode when PORESET is deasserted.

Enhanced OnCE (EOnCE) Event 0

After PORESET is deasserted, you can configure EE0 as an input (default) or an output.

Debug request, enable Address Event Detection Channel 0, or generate an EOnCE event.

Detection by Address Event Detection Channel 0. Used to trigger external debugging equipment.

HPE

EE11

Input

Output

Host Port Enable

When this pin is asserted during PORESET, the Host port is enabled, the system data bus is 32 bits

wide, and the Host

must program the reset configuration word.

EOnCE Event 1

After PORESET is deasserted, you can configure EE1 as an input (default) or an output.

Enable Address Event Detection Channel 1 or generate an EOnCE event.

Debug Acknowledge or detection by Address Event Detection Channel 1. Used to trigger external

debugging equipment.

EE21

Input

Output

EOnCE Event 2

After PORESET is deasserted, you can configure EE2 as an input (default) or an output.

Enable Address Event Detection Channel 2 or generate an EOnCE event or enable the Event

Counter.

Detection by Address Event Detection Channel 2. Used to trigger external debugging equipment.

EE31

Input

Output

EOnCE Event 3

After PORESET is deasserted, you can configure EE3 as an input (default) or an output. See the

emulation and debug chapter in the

SC140 DSP Core Reference Manual for details on the ERCV

Enable Address Event Detection Channel 3 or generate one of the EOnCE events.

The DSP has read the EOnCE Receive Register (ERCV). Triggers external debugging equipment.

Table 1-3.

Clock Signals (Continued)

Signal Name

Type

Signal Description

MSC8103/D 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MSC8103/D 数据表(PDF) 9 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 9 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载