MSC8103SLASHD datasheet(48/104 Pages) FREESCALE

48 / 104 page

MSC8103 Network Digital Signal Processor, Rev. 11

2-8

Freescale Semiconductor

Physical and Electrical Specifications

2.6.3

Clocking and Timing Characteristics

Figure 2-5.

Start-Up Sequence with CLKIN Started After VDDH and Before VDD

Figure 2-6.

Start-Up Sequence with VDDH Raised Before VDD with CLKIN Started Before VDD = 0.5 V

Table 2-10.

System Clock Parameters

Characteristic

Minimum

Maximum

Unit

Phase Jitter between BCLK and DLLIN

—

0.5

CLKIN frequency1,2

100

MHz

CLKIN slope

—

DLLIN slope

—

CLKOUT frequency jitter

—

(0.01/CLKOUT) + CLKIN jitter

Delay between CLKOUT and DLLIN

—

Notes:

Low CLKIN frequency causes poor PLL performance. Choose a CLKIN frequency high enough to keep the frequency after the

predivider (SPLLMFCLK) higher than 18 MHz.

CLKIN should have a 50%

± 5% duty cycle.

Time

3.3 V

1.6 V

VDDH Nominal

PORESET/TRST asserted

VDD Nominal

CLKIN starts toggling

VDDH applied

PORESET/TRST Deasserted

VDD applied

1.06 V

VDDH = Nominal

VDD = Nominal

Time

o.5 V

3.3 V

1.6 V

VDDH Nominal

PORESET/TRST asserted

VDD Nominal

CLKIN starts toggling

VDDH applied

PORESET/TRST deasserted

VDD applied

1.06 V

VDDH = Nominal

VDD = Nominal

MSC8103/D 数据表(PDF) 48 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 48 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载