MSC8103SLASHD datasheet(13/104 Pages) FREESCALE

13 / 104 page

System Bus, HDI16, and Interrupt Signals

MSC8103 Network Digital Signal Processor, Rev. 11

Freescale Semiconductor

1-9

D[32–47]

HD[0–15]

Input/Output

Data Bus Bits 32–47

In write transactions the bus master drives the valid data on this bus. In read transactions the slave

drives the valid data on this bus.

Host Data2

When the HDI16 interface is enabled, these signals are lines 0-15 of the bidirectional tri-state data

bus.

D[48–51]

HA[0–3]

Input/Output

Input

Data Bus Bits 48–51

In write transactions the bus master drives the valid data on these pins. In read transactions the

slave drives the valid data on these pins.

Host Address Line 0–33

When the HDI16 interface bus is enabled, these lines address internal host registers.

D52

HCS1

Input/Output

Input

Data Bus Bit 52

In write transactions the bus master drives the valid data on this pin. In read transactions the slave

drives the valid data on this pin.

Host Chip Select3

When the HDI16 interface is enabled, this is one of the two chip-select pins. The HDI16 chip select

is a logical OR of HCS1 and HCS2.

D53

HRW

HRD/HRD

Input/Output

Input

Data Bus Bit 53

In write transactions the bus master drives the valid data on this pin. In read transactions the slave

drives the valid data on this pin.

Host Read Write Select3

When the HDI16 interface is enabled in Single Strobe mode, this is the read/write input (HRW).

Host Read Strobe3

When the HDI16 is programmed to interface with a double data strobe host bus, this pin is the read

data strobe Schmitt trigger input (HRD/HRD). The polarity of the data strobe is programmable.

D54

HDS/HDS

HWR/HWR

Input/Output

Input

Data Bus Bit 54

In write transactions the bus master drives the valid data on this pin. In read transactions the slave

drives the valid data on this pin.

Host Data Strobe3

When the HDI16 is programmed to interface with a single data strobe host bus, this pin is the data

strobe Schmitt trigger input (HDS/HDS). The polarity of the data strobe is programmable.

Host Write Data Strobe3

When the HDI16 is programmed to interface with a double data strobe host bus, this pin is the write

data strobe Schmitt trigger input (HWR/HWR). The polarity of the data strobe is programmable.

D55

HREQ/HREQ

HTRQ/HTRQ

Input/Output

Output

Data Bus Bit 55

In write transactions the bus master drives the valid data on this pin. In read transactions the slave

drives the valid data on this pin.

Host Request3

When the HDI16 is programmed to interface with a single host request host bus, this pin is the host

request output (HREQ/HREQ). The polarity of the host request is programmable. The host request

may be programmed as a driven or open-drain output.

Transmit Host Request3

When the HDI16 is programmed to interface with a double host request host bus, this pin is the

transmit host request output (HTRQ/HTRQ). The signal can be programmed as driven or open

drain. The polarity of the host request is programmable.

Table 1-5.

System Bus, HDI16, and Interrupt Signals (Continued)

Signal

Data Flow

Description

MSC8103/D 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MSC8103/D 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载