MSC8103SLASHD datasheet(10/104 Pages) FREESCALE

10 / 104 page

MSC8103 Network Digital Signal Processor, Rev. 11

1-6

Freescale Semiconductor

Signals/Connections

1.4 System Bus, HDI16, and Interrupt Signals

The system bus, HDI16, and interrupt signals are grouped together because they use a common set of signal lines.

Individual assignment of a signal to a specific signal line is configured through registers in the System Interface

Unit (SIU) and the Host Interface (HDI16). 1-5 describes the signals in this group.

Note:

To boot from the host interface, the HDI16 must be enabled by pulling up the HPE signal line during

PORESET

. The configuration word must then be loaded from the host. The configuration word must set the

Internal Space Port Size bit in the Bus Control Register (BCR[ISPS]) to change the system data bus width

from 64 bits to 32 bits and reassign the upper 32 bits to their HDI16 functions. Never set the Host Port

Enable (HEN) bit in the Host Port Control Register (HPCR) to enable the HDI16, unless the bus size is

first changed from 64 bits to 32 bits. Otherwise, unpredictable operation may occur.

BTM[0–1]

EE41

EE51

Input

Output

Input

Output

Boot Mode 0–1

Determines the MSC8103 boot mode when PORESET is deasserted. See the emulation and debug

chapter in the

SC140 DSP Core Reference Manual for details on how to set these pins.

EOnCE Event 4

After PORESET is deasserted, you can configure EE4 as an input (default) or an output. See the

emulation and debug chapter in the

SC140 DSP Core Reference Manual for details on the ETRSMT

Enable Address Event Detection Channel 4 or generate an EOnCE event.

The DSP wrote the EOnCE Transmit Register (ETRSMT). Triggers external debugging equipment.

EOnCE Event 5

After PORESET is deasserted, you can configure EE5 as an input (default) or an output.

Enable Address Event Detection Channel 5.

Detection by Address Event Detection Channel 5. Triggers external debugging equipment.

EED1

Input

Output

Enhanced OnCE (EOnCE) Event Detection

After PORESET is deasserted, you can configure EED as an input (default) or output:

Enable the Data Event Detection Channel.

Detection by the Data Event Detection Channel. Triggers external debugging equipment.

PORESET

Input

Power-On Reset

When asserted, this line causes the MSC8103 to enter power-on reset state.

RSTCONF

Input

Reset Configuration

Used during reset configuration sequence of the chip. A detailed explanation of its function is

provided in the “Power-On Reset Flow” and “Hardware Reset Configuration” sections of the

MSC8103 Reference Manual.

HRESET

Input

Hard Reset

When asserted, this open-drain line causes the MSC8103 to enter the hard reset state.

SRESET

Input

Soft Reset

When asserted, this open-drain line causes the MSC8103 to enter the soft reset state.

Note:

See the emulation and debug chapter in the

SC140 DSP Core Reference Manual for details on how to configure these pins.

Table 1-4.

Reset, Configuration, and EOnCE Event Signals (Continued)

Signal Name

Type

Signal Description

MSC8103/D 数据表(PDF) 10 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MSC8103/D 数据表(PDF) 10 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载