MSC8103SLASHD datasheet(44/104 Pages) FREESCALE

44 / 104 page

MSC8103 Network Digital Signal Processor, Rev. 11

2-4

Freescale Semiconductor

Physical and Electrical Specifications

2.5 Clock Configuration

The following sections provide a general description of clock configuration.

2.5.1

Valid Clock Modes

Table 2-6 shows the maximum frequency values for each rated core frequency (275 or 300 MHz). The user must

ensure that maximum frequency values are not exceeded.

Six bit values map the MSC8103 clocks to one of the valid configuration mode options. Each option determines the

CLKIN

, SC140, system bus, SCC clock, CPM, and CLKOUT frequencies. The six bit values are derived from three

dedicated input pins (MODCK[1–3]) and three bits from the hard reset configuration word (MODCK_H). To

configure the SPLL pre-division factor, SPLL multiplication factor, and the frequencies for the SC140, SCC

clocks, CPM parallel I/O ports, and system buses, the MODCK[1–3] pins are sampled and combined with the

MODCK_H values when the internal power-on reset (internal PORESET) is deasserted. Clock configuration

changes only when the internal PORESET signal is deasserted. The following factors are configured:

• SPLL pre-division factor (SPLL PDF)

• SPLL multiplication factor (SPLL MF)

• Bus post-division factor (Bus DF)

• CPM division factor (CPM DF)

• Core division factor (Core DF)

• CPLL pre-division factor (CPLL PDF)

• CPLL multiplication factor (CPLL MF)

The SCC division factor (SCC DF) is fixed at 4. The BRG division factor (BRG DF) is configured through the

System Clock Control Register (SCCR) and can be 4, 16 (default after reset), 64, or 256.

Note:

Refer to Clock Mode Selection for MSC8101 and MSC8103 Mask Set 2K87M (AN2306) for details on

clock configuration.

2.5.2

Clocks Programming Model

This section describes the clock registers in detail. The registers discussed are as follows:

• System Clock Control Register (SCCR)

• System Clock Mode Register (SCMR)

Table 2-6.

Maximum Frequencies

Characteristic

Maximum Frequency in MHz

Core Frequency

275

300

CPM Frequency (CPMCLK)

183.33

200

Bus Frequency (BCLK)

91.67

100

Serial Communication Controller Clock Frequency (SCLK)

91.67

100

Baud Rate Generator Clock Frequency (BRGCLK)

91.67

100

External Clock Output Frequency (CLKOUT)

91.67

100

MSC8103/D 数据表(PDF) 44 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MSC8103/D 数据表(PDF) 44 Page - Freescale Semiconductor, Inc

MSC8103/D 数据表(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载